



Someday all terminals will be smart.....

- 128 Functions—software controlled
- 7 x 12 matrix, upper/lower case letters
- ◆ 50 to 38,400 baud-selectable
- ◆ 82 x 16 or 92 x 22 format-plus graphics
- Printer output port
- "CHERRY" keyboard



SOUTHWEST TECHNICAL PRODUCTS CORPORATION 219 W. RHAPSODY SAN ANTONIO, TEXAS 78216



Model Z-2 Up to 512K of RAM/ROM One or two disks Up to 512K of RAM/ROM Up to 184K of disk System Two Dual disk Up to 512K of RAM/ROM Up to 184K of disk

Fill your computer needs with the industry's most professional microcomputers

#1 IN RELIABILITY

When you choose Cromemco you get not only the industry's finest microcomputers but also the industry's widest microcomputer selection.


What's more, you get a computer from the manufacturer that computer dealers rate #1 in product reliability.*

Your range of choice includes our advanced System Three with up to four 8" disk drives. Or choose from the System Two and Z-2D with 5" drives. Then for ROM-based work there's the Z2. Each of these computers further offers up to ½ megabyte of RAM (or ROM).

We say these are the industry's most professional microcomputers because they have outstanding features like these:

- Z-80A microprocessor operates at 250 nano second cycle time — nearly twice the speed of most others.
- *Rated in The 1977 Computer Store Survey by Image Resources, Westlake Village, CA.

Up to 512 kilobytes of RAM and 1 megabyte of disk storage



System Three Two to four disks Up to 512K of RAM/ROM Up to 1 megabyte of disk

- 30-amp power supply more than adequate for your most demanding application.
- 21 card slots to allow for unparalleled system expansion using industry-standard S-100 cards.
- S-100 bus don't overlook how important this is. It has the industry's widest support and Cromemco has professionally implemented it in a fully-shielded design.


- Cromemco card support of more than a dozen circuit cards for process control, business systems, and data acquisition including cards for A-D and D-A conversion, for interfacing daisywheel or dot-matrix printers, even a card for programming PROMs.
- The industry's most professional software support, including COBOL, FORTRAN IV, RATFOR, 16K Disk-Extended BASIC, Z-80 Macro Assembler, Cromemco Multi-User BASIC, Data Base Management System, Word Processing System — and more coming.
- Rugged, professional all-metal construction for rack (or bench or floor cabinet) mounting. Cabinets available.

FOR TODAY AND TOMORROW

Cromemco computers will meet your needs now and in the future because of their unquestioned technical leadership, professionalism and enormous expandability.

See them today at your dealer. There's no substitute for getting the best.





The single card computer with the features that help you in real life

COMPLETE COMPUTER

In this advanced card you get a professional quality computer that meets today's engineering needs. And it's one that's complete. It lets you be up and running fast. All you need is a power supply and your ROM software.

The computer itself is super. Fast 4 MHz operation. Capacity for 8K bytes of ROM (uses 2716 PROMs which can be programmed by our new 32K BYTE-SAVER® PROM card). There's also 1K of on-board static RAM. Further, you get straightforward interfacing through an RS-232 serial interface with ultra-fast speed of up to 76,800 baud — software programmable.

Other features include 24 bits of bidirectional parallel I/O and five onboard programmable timers.

Add to that vectored interrupts.

ENORMOUS EXPANDABILITY

Besides all these features the Cromemco single card computer gives you enormous expandability if you ever need it. And it's easy to expand. First, you can expand with the new Cromemco 32K BYTESAVER PROM card mentioned above. Then there's Cromemco's broad line of S100-bus-compatible memory and I/O interface cards. Cards with features such as relay interface, analog interface, graphics interface, optoisolator input, and A/D and D/A conversion. RAM and ROM cards, too.



EASY TO USE

Another convenience that makes the Model SCC computer easy to use is our Z-80 monitor and 3K Control BASIC (in two ROMs). With this optional software you're ready to go. The monitor gives you 12 commands. The BASIC, with 36 commands/functions, will directly access I/O ports and memory locations and call machine language subroutines.

Finally, to simplify things to the ultimate, we even have convenient card cages. Rugged card cages. They hold cards firmly. No jiggling out of sockets.

AVAILABLE NOW/LOW PRICE

The Cromemco Model SCC is available now at a low price of only \$450 factory assembled (\$395 kit).

So act today. Get this high-capability computer working for you right away.



Circle 80 on inquiry card.

In the Queue

BUTE January 1979

Volume 4, Number 1

Foreground

- 56 BUILD A COMPUTER CONTROLLED SECURITY SYSTEM FOR YOUR HOME, by Steve Ciarcia Protecting your home with your personal computer-Part 1 of a 3 part series
- 84 A COMPUTERIZED MAILING LIST, by Thomas E Doyle A practical application for your floppy disk computer system
- 90 LIFE ALGORITHMS, by Mark D Niemiec Efficient methods for programming John Conway's game of Life
- 104 POLYPHONY MADE EASY, by Steven K Roberts Play chords instead of just single notes with your computer
- 186 AN AUDIBLE LOGIC TEST PROBE, by James L Woodward Change voltage levels to musical tones for quick troubleshooting
- 190 HISTORY OF COMPUTERS: The IBM 704, by Keith S Reid-Green Concerning one of the last vacuum tube computers

Background

- 14 A MICROPROCESSOR FOR THE REVOLUTION: THE 6809, by Terry Ritter and Joel Boney The successor to the 6800 described by its designers in the first of a 3 part series
- 74 AN EXPOSURE TO MUMPS, by David D Sherertz First designed for medical applications, this high level language is diversifying
- 100 THE DIGICAST SYSTEM: Receiving Data and Information Over Your FM Radio, by A I Halsema Receiving computer programs over FM subcarrier bands
- 110 GRANDMASTER WALTER BROWNE VERSUS CHESS 4.6, by John R Douglas The continuing saga of Chess 4.6, this time in a simultaneous exhibition by a Grandmaster
- 116 AN INTRODUCTION TO BNF, by W D Maurer Introduction to Backus-Naur Form, an abbreviation method used in compiler and interpreter design
- 126 CREATING A CHESS PLAYER, Part 4: Strategy in Computer Chess, by Peter W Frey and Larry R Atkin Optimizing end game evaluation on the computer
- 146 IPS, AN UNORTHODOX HIGH LEVEL LANGUAGE, by Dr Karl Meinzer A machine independent high level language interpreter
- 174 GOTOlocks AND THE THREE SORTS, by Gwen Hadley A tale told by a PUNdit of a sort
- 182 ELEMENTS OF STATISTICAL COMPUTATION, by Alan B Forsythe How to calculate means and standard deviations

Nucleus

- 4 In This BYTE 6 A Short Note on Pascal Progress and Other Topics
- 10 Letters
- 10 Letters
- 49 Book Reviews
- 52 Machine Language Puzzler: Memory Meanderings
- 53 BYTE's Bugs
- 54 Technical Forum: Comments on S-100 Bus Extension
- 160 Clubs and Newsletters

- 162 BYTE's Bits
- 170 Desk Top Wonder: Some Random Games
- 176 Nybbles: A Micro Word Processor
- 179 Programming Quickies: Single Stepping the 8080 Processor
- 188 Event Queue
- 193 What's New? 222 Unclassified
- 222 Unclassified Ads 224 BOMB, Reader Service
- 24 BOIMB, Reader Service





BYTE is published monthly by BYTE Publications Inc, 70 Main St, Peterborough NH 03458. Address all mail except subscriptions to above address; phone (603) 924-7217. Address all editorial correspondence to the editor at the above address. Unacceptable manuscripts will be returned if accompanied by sufficient first class postage. Not responsible for lost manuscripts or photos. Opinions expressed by the authors are not necessarily those of BYTE. Address all subscriptions, change of address, Form 3579, and fulfilment complaints to BYTE Subscriptions, PO Box 500, Martinsville NJ 08836. Second class postage paid at Peterborough NH 03458 and at additional mailing offices–USPS Publication No. 102410. Subscriptions as \$15 for one year, \$27 for two years, and \$39 for three years in the USA and its possessions. Add \$5,50 per year for subscriptions to Canada and Mexico. \$25 for a one year subscription by surface mail worldwide. Air delivery to selected areas at additional rates available upon request. \$25 for a one year subscription by air delivery to Europe. Single copy price is \$2.00 in the USA and its possessions, \$2,40 in Canada and Mexico, \$3.50 in Europe, and \$4.00 elsewhere. Foreign subscriptions and sales should be remitted in United States funds. Printed in United States of America. Entire contents copyright @1979 by BYTE Publications Inc. All rights reserved.

Subscription WATS Line: (800) 258-5485









page 190

page 104

Publishers Virginia Landoner Gardon R Williamson Assistant to Publishers Ruth M Walsh

Director, Editorial Planning Carl T Helmers Jr Editor in Chief Christopher P Morgan Senlor Editor Raymond G A Cote Editors Blaise W Liffick Richard Shuford, N4ANG Editorial Assistant Gale Britton New Products Editor Cluba, Newsletters Laura A Hanson

Production Menager Karen Gregory Vice-President Judith Havey Production Editors Nancy Salmon David William Heyward Peter Perin Typographer Cheryl A Hurd Production Art Ellen Bingham Wai Chiu Li Christine Dixon

Advertising Director John Hayes (603) 924-6448 Assistant Director Patricia Clark Coordinator Thomas Harvey Assistants Noreen Bardsley Jill Callihan Circulation Manager Gregory Spitzfaden Assistants Ann Graves Pamela R Heaslip Agnes E Perry Dealer Sales Ginnie F Boudrissu Anne M Baldwin Communications Coordinator James C Morrissett, K6MH Traffic Manager **Rick Fuette** Receptionist Jacqualine Earnshaw Comptrollar Kevin Maguire Assistant Mary E Fluhr Drafting Techart Associates Typography Goodway Graphics Photography Ed Crabtree Printing The George Banta Company

Associate Editor Daniel Fytstra Associates Walter Benks Steve Clarcia David Fytstra Portia Isaacson Book Division: Production Manager Edmond C Kelly Jr

Assistant Patricia Curran National Advertising

Sales Representatives: Hajer Associates Inc East 280 Hillside Av Needham Heights MA 02194 (617) 444-3946 521 Fi/th Av New York NY 10017 (212) 682-5844 Midwest 664 N Michigan Av Suite 1010 Chicago IL 60611 (312) 337-8008 West, Southwest 1000 El Welle Ct Suite 227 Paio Alto CA 94303 (415) 964-0706 Distributors: Eastern Canada RS-232 Distribution Company 186 Queen St W, Suite 232 Toronto ONTARIO Western Canada Kitronic Ltd 25236 26th Av RR 5 Aldergrove BC VOX 1A0 This month's cover is entitled *Sculpting* the New Titans, a fantasy by Robert Tinney that emphasizes the new crop of innovative circuitry being chipped out of silicon by microcomputer engineers. Of course, in real life the tools are more likely to be a computer, plotter, and wafer fabrication facility.

Among the new devices is Motorola's new 6809 processor, expected to be available in the next few months. Successor to the 6800, the 6809 is an 8 bit processor that can perform 16 bit operations. The two chief architects of the 6809, Terry Ritter and Joel Boney, begin a 3 part discussion of the new circuit in A Microprocessor for the Revolution: The 6809, Part 1: Design Philosophy.

page 14

In this BYTE

This month Steve Ciarcia begins the 3 part series, Build a Computer Controlled Security System for Your Home. Part 1 covers everything you need to keep your home or business secure, from the right types of sensors to detailed software examples. page 56

Of the four standard languages of the American National Standards Institute BASIC, FORTRAN and PL/I are familiar. Less so is MUMPS, used for many business and science applications. Get An Exposure to MUMPS in David Sherertz' article. page 74

Implementing a mailing list on your computer is a practical application for many personal computer experimenters. If you have a floppy disk based system, read A Computerized Mailing List by Thomas E Doyle and find out how easy it is to do.

page 84

Last month David Buckingham described interesting and intricate patterns that occur in John H Conway's game of Life. This month we take a look at some of the methods and schemes for implementing a Life program on your computer. Mark D Niemiec reveals a Life enthusiast's trade secrets in Life Algorithms. page 90

In The Digicast System A I Halsema describes a new technique for receiving computer programs and information broadcast over the subcarrier frequency bands of FM radio stations. Similar systems are now in operation in Europe. page 100 One of the problems in creating computer synthesized music is that many systems allow only one note at a time to be entered—a time-consuming restriction. Steven Roberts describes a way around the dilemma in Polyphony Made Easy. page 104

Computers cannot play perfect chess, but sometimes a computer program can do surprisingly well. The human United States chess champion discovered this fact while competing against the world champion computer chess program. That confrontation was recorded by J R Douglas in Grandmaster Walter Browne versus Chess 4.6. page 110

BNF (Backus Normal Form or Backus-Naur Form) is a standardized method for abbreviating certain statements made about programming languages. Used extensively in books and articles dealing with compiler and interpreter design, it is explained for those new to the subject in W D Maurer's article, An Introduction to BNF. page 116

In Creating a Chess Player, Part 4: Strategy in Computer Chess, authors Peter Frey and Larry Atkin describe some clever optimization techniques that can significantly reduce the amount of computer time needed to evaluate end game positions.

page 126

In this issue's Languages Forum: **IPS**, An Unorthodox High Level Language, Karl Meinzer presents an introduction to his creation, a machine independent high level language interpreter presently implemented for the RCA 1802 and 8080 processors.


page 146

Test your computer vocabulary by puzzling over Gwen Hadley's story of GOTOlocks and the Three Sorts. page 174

In Elements of Statistical Computation, Alan Forsythe covers some of the dos and don'ts of determining the mean and standard deviation of a set of data. page 182

Logic probes are handy for troubleshooting digital logic. Read about James L Woodward's circuit in An Audible Logic Test Probe. It plays two tones through a speaker corresponding to high or low logic levels, and it costs very little. page 186

We tend to take the microprocessors of today for granted, forgetting the power hungry days of the 1950s. In his article, **History** of Computers: The IBM 704, Keith Reid-Green looks at one of the last vacuum tube computers to be commercially marketed.



"After working all day with the computer at work, it's a kick to get down to Basic at home. And one thing that makes it more fun is my Shugart minifloppy^{™.} We use Shugart drives at work, so when I bought my own system I made sure it had a minifloppy drive.

"Why? Shugart invented the minifloppy. The guys who designed our system at work tell me that Shugart is the leader in floppy design and has more drives in use than any other manufacturer. If Shugart drives are reliable enough for hard-working business computers, they've got to be a good value for my home system.

"When I'm working on my programs late at night, I can't wait for cassette storage. My minifloppy gives me fast random access and data transfer. The little minidiskettes[™] store plenty of data and file easily too.

"I made the right decision when I bought a system with the minifloppy, when you lay out your own hard-earned cash, you want reliability and performance. Do what I did. Get a system with the minifloppy."

If it isn't Shugart, it isn't minifloppy. Shugart

435 Oakmead Parkway, Sunnyvale, California 94086



A Short Note on Pascal Progress and Other Topics

by Carl Heimers

As our January issue deadline approached, we received a memo from Ken Bowles of the University of California at San Diego, concerning yet another development in the progress of Pascal as a language appropriate for small machines. This is a plan (expected to reach fruition in early 1979) for making the UCSD Pascal system available on the Apple II computer. The result, of course, is a computer with dual floppy disks and Pascal system capability that, sold through



a computer store, would be priced at about \$3000. Of course, the UCSD people are most overjoyed by this because it makes available for educational uses a Pascal compatible machine which is unmatched in price. This Apple II version of UCSD Pascal will be supported with one 12 K byte read only memory card and main memory of 48 K bytes. It is expected that this configuration will set a standard for small systems.

Following the Western Digital Pascal Micro Engine computer noted last month, we now have Pascal compatible systems at every level of design: from the chip level to that of the integrated consumer computers. Once again, our enthusiasm for Pascal must be reiterated: it is widely available in a standard form and quite compatible with personal computers.

But the languages of the computer culture do not end with BASIC, Pascal and APL-all used or discussed in these pages to some extent. Languages for computer use is a topic too broad to be served by just a few examples. Other languages worth exploring in these pages might include such well known examples as SNOBOL, GPM, LISP, and various low level symbolic Polish notation interpreters such as Karl Meinzer's IPS interpreter which is discussed in this issue. It may be only a matter of time before we have systems with such languages built in. After all, the electronics engineering is more or less identical for all small computers, and to distinguish them from one another in the marketplace, such "trivial" matters of taste as language and operating systems conventions may soon be important criteria for the computer buyer at the local computer store showroom. There is plenty of room for different languages and operating system conventions as the market grows larger. Such diversity of choice is one of the joys of the present era in computing.



Specifications: S-100 compatible. MFM encoding, 35 tracks with ten 512-byte sectors per track. 179,200 bytes on double density SA-400 and North Star BASIC, DOS, and Monitor included.

For further information, write for full color catalog or contact your local computer store.

New from North Star Double Density Performance at Single Density Prices

The new HORIZON computer and Micro Disk System now record in double density! That means each new Shugart SA-400 minifloppy disk drive accesses 180K bytes of on-line information. All double density HORIZON computers and Micro Disk Systems have a redesigned controller which allows the use of quadruple capacity disk drives as they become available in early 1979. A three-drive North Star System with guadruple capacity disk drives will access over a megabyte of on-line information. But, best of all there's no price increase for double density models.


North Star BASIC and DOS have been upgraded to accommodate the increased capacity and yet run existing programs with little or no change. The new disk system also supports single density, so existing single density diskettes can still be used. Single density SA-400 drives previously purchased with North Star systems can also be used.

Pricing

HORIZON with one double density SA-400 minifloppy (180K bytes), 16K RAM, Z80A processor and serial I/O port: \$1599 kit, \$1899 assembled.

MICRO DISK SYSTEM with one double density SA-400 minifloppy, controller board and power regulation: \$699 kit, \$799 assembled. (Cabinet and power supply \$39 extra each.)

NORTH STAR **★** COMPUTERS 2547 Ninth Street Berkeley, California 94710 (415) 549-0858



There's an Ohio Scientific dealer near you.

ALABAMA Pisinsman Micro Systems 3808 Popperill Parkway Office #1 Auburn, AL 36630 (205) 821-1694 M.C.S. Corp. Perham Mail Pelham, AL 35124 (205) 663-1287

ALASKA Alert T V 6122 Seward Highway 6122 Seward Highway Anchorage, AK 99502 (907) 344-9311 Scientific Business Instr's 500 W 27th Anchorage, AK 99503 (907) 277-2650

ARIZONA D.C.T Co 1210 W Alameda #103 Tempe, AZ 85282 (602) 956-6440 CALIFORNIA Anaheim Computer Equipment 2974 W Ball Rd Anaheim, CA 92804 [714] 827:9570 Shuey Aircraft 1009 E. Vermont Anaheim, CA. 92805 (714) 991 3940 Protessional Services 139 S Beverly Beverly Hills, CA 90212 (213) 550-1560 Description of the second seco Adventures in Computing 8756 Warner Fountain Valley, CA 92706 (714) 848-8388 (714) 848-8388 Ohio Scientific West 15461 Chemical Lane Huntington Beach CA 92649 (714) 891-2457 Otson Electronics 4642 West Century Inglewood CA 90304 (213) 674-5740 Gonsumer Computers 8907 A La Mesa Bivd La Mesa, CA 92041 (714) 465-8888 Visi voc 808 Westwood Computer Systems 2268 Westwood Bivd Los Angeles, CA 90064 (213) 475-0568 (213) 475-0568 Data Byte of Riverside 10088 Magnetia Riverside CA 92503 (714) 688-2660 (714) 688-2660 The Computer Center 8205 Ronson San Diego, CA 92111 (714) 292-5302 (214) 292-3302 Olson Electronics Kearny Mesa 4840 Convoy San Diego, CA 92111 (214) 292-1100 Systems Engineering 900 3rd Street San Francisco CA 94107 (415) 777-3150 (415) 777-3150 A. A. Office Equipment 15296 E. 14th St. P. O. Box 3221 San Leandro, CA. 9451 (415) 357-1737 CA 94578 Olson Electronics 2123 El Carrino Real Santa Clara, CA 95051 (408) 248-4886 Kirco Corp P O Bos 395 Sierra Madre, CA 91024 (213) 355 0720 COLORADO COLORADO Byte Shop of Colorado Springs 1845 N Circle Drive Colorado Springs, CO 80909 (303) 633-7075 Sileo Eletronics Co 381 S Broadway Denver CO 80209 (303) 777-3222 (303) 777-3222 Tricomp Computer Country 3489 W 72nd Ave. Suite 101 Denver. CO. 60030 (303) 426 7743 Byte Shop. Inc. 3463 South Acoma Englewood. CO. 80110 (303) 761-6232 Total Data Systems 125 Fairway Lane Fort Collins, CO 80621 (303) 491 5692 (JU3) 491 5692 DISTRICT OF COLUMBIA American Data Home Office Computer 1030 15th Street Washington, D.C. 20005 (202) 466-6612 FLORIDA

FLORIDA Olson Electronics 5833 Ponce de Leon Coral Gables FL 33145 (305) 666-3327 Trans Data Corp 161 Almena Aver 161 Almena Avenue Coral Gables FL 33134 (305) 576 7666 Intercontinental Computer 2754 N. W. N. River Drive Miami, FL 33142 (305) 633-1548 Olson Electronics 1644 N. E. Second Miami, FL 33132 (305) 374-4121 Uson Electronica 6901 22nd Avenue, N Tyrone Square Mail Si Petersburg, FL 33710 (813) 345-9119 Olson Electronics 1215 South Dale Mabry Tampa, FL 33609 (813) 253-3129 (B13) 253-3129 GEORGIA Electronic Information Systems 170 Heatherwood Lane Athens, GA 30601 (404) 353-2859 Graham Business Computer 5725 Buford Highway, Suite 216 Attente GA 30140 Suite 216 Atlanta. GA 30340 (404) 457-8540 Columbus Software Center 4723 Northgate. Box 8088 Columbus GA 31906 (404) 563-7729 Olson Electronics 2571 N. Decatur Decatur, GA: 30033 (404) 378-4201 HAWAII Hawaii Small Computer Systems 3149: Waitalat Honotulu, HI 96815 (808) 732-5245 ILLINOIS American Microprocessors 1100 E Broadway Alton IL 62002 (618) 465-4489 Simblu Corp 800 N Main St Antioch IL 60002 (312) 395-8389 (312) 395-8389 Tech-Tronics 715 S University Carbondale, IL 62901 (618) 549 8495 Adonis Computing 2855 W Nelson Chicago, IL 60618 (312) 463 0847 Electronic Systems 611 N Wells 611 N Wells Chicego IL 60610 (312) 944-6565 (312) 944-6565 Olson Electronics 4101 N. Milwaukee Chicago, IL 60641 (312) 545-7336 Chicago, II. 60841 (312) 545-7336 A El Associates Ltd 2530 Crawford Evanstron II. 60602 (312) 328-2600 Genrova, II. 60134 (312) 328-7195 Genrova, II. 60134 (312) 328-7195 Compuferminal Systems Inc 1132 Waukegan Glenrove, II. 60025 (312) 724-3630 Glenrove, II. 60025 (312) 724-3630 Autodata Corp 210005 Westemn Ave 01ympa Fields, II. 60451 (312) 747-9000 American Microprocessors American Microprocessors 6934 N University Peoria, IL 61614 (309) 692-5852 (Juni) Interación American Microprocessors 20 N. Milwaukee Prarreview, IL. 60069 (312) 634-0075 Quincy Hobby Center 3632 Maine St Quincy, IL 62301 (217) 223-8498 (217) 223-8498 Data Domain 1612 E. Algonquin Schaumburg, IL. 60195 (312) 397 8700 Practical Computer Systems Practical Computer Systems Springsteld, IL. 62703 (217) 523-9899 INDIANA Data Domain 406 S. College Bloomington, IN 47401 18121 334-3607 American Microprocessors 146 N Broad Griffith IN 46319 (219) 924 7901 (219) 924 7901 American Microproce85015 3602 East Washington Indianapolis, IN 46201 (317) 359-7445 Data Domain 7027 N Michigan Indianapolis IN 46268 (317) 251-3139 Olson Electronics 5353 N Keystone Indianapolis, IN: 46220 (317) 253-1584 Data Domain 10 N Third LaFayetto, tN 47902 (317) 423 2548 Computer Management 610 Monroe LaPorte, IN 48350 (219) 352-5812 to ray 302-0812 American Microprocessors 2855 trying Portage, IN 46368 (219) 760-2278

OWA American Microprocessors 102 E. 4th 102 E. 417 Waterloo, IA 50703 (319) 296-2255

Dunn Electronics 1009 S. Kanses Liberat, KS 67901 (316) 624-1888 Communications Specialities Ltd 530 N. Third St. Manhalten, KS. 66502 (913) 776-7292 Barney & Associates 425 N Broadway 425 N Broadway Pillsburg, KS 66762 (316) 231-1970 (316) 231-1970 Technigraphics 5911 Claredon Wichita, KS 67220 (316) 744-2443 1316) 744-2443 **RENTUCKY** Olson Electronics 117 Southland Lexington, KY 40503 (606) 278 9413 Data Domain 3028 Hunsinget Louisville, KY 40220 (502) 456 5242 Olson Electronics Olson Electronics 4137 Shelbyville Louisville KY 40207 (502) 893 2562 MARYLAND The Mathbox 4431 Lehigh College Park, MD 20740 (301) 277-6828 (301) 277-6828 Systems Engineering 1749 Rockville Pike #307 Rockville, MD 20842 (301) 468 1822 The Math Box 2621 University Bird W Wheaton MD 20902 (301) 933-6555 MICHIGAN The Abacus Route 1 Bo+ 193 Nites Road Berrein Springs Mi 49103 (616) 429-3034 Kimble Terminals 451 S Eton Birmingham MI 48008 (313) 645-5553 Microf MicroComputer World 313 Michigan N E Grand Rapids MI 49503 (616) 451 8972 Concept Engineering 3706 Malibu Lansing MI 48910 (517) 394 0585 (517) 394 0585 Otson Electronics 29121 DeCoundre Madison Heights, MI 48071 (313) 546-0190 Great Lakes Photo 5001 Eastman Midland, MI 48640 (517) 631-5461 (517) 631-5461 **MINNEEDOTA** North State Microcomputers 1500 London Rd Ster 100 Dulinth MN 55612 (218) 728-7695 (218) 728-7695 1823 Lovery Minneapoirts MN 55411 (612) 589-3944 A B S 547 251h Avenue North 548 251 251 251 251 547 251 251 251 547 251 251 547 251 251 547 251 251 547 (612) 253 8734 Ronald Frisch Frisch Computers 1415 Arcade SI Paul MN 56301 (612) 771 7569 Westronics 716 NW 8th St Willmar MN 56201 (612) 235-6096 MISSISSIPPI Jack Fisher Sales 100 Mam Michigan City MS 38647 (601) 224-6470 Miscoulfil Four State Microcomputer 402 Wali Joplin, MO 54801 (417) 782-1285 Impact Syste 613 W 3rd St a13 W 3rd St Lee s Summut MO 64063 (818) 524 5333 The Computer Bit 1320 S Glenstone Springfield MO 65804 (417) 883 3709 Futureworld 1909 Seven Pines Si Louis MO 63141 (314) 434-1121 (314) 434 1121 Sauer Computer Systems 1750 South Brentwood Suite 601 St. Louis MO 63144 (314) 952 0382 MONTANA Linco P O Box 2418 Cut Bank MT 59427 (406) 336-3117 NEBRASKA NEBRASKA Intelligent Sys & Robotics 2315 S 35th Lincoln, NE 68505 (402) 483 1989 Omaha Computer Store 4540 South 84th Omaha NB 68127 (402) 592-3590

NEVADA J B A Associates 1700 Wester Ave. #C Las Vegas NV 89102 (702) 382 0562

NEW JERSEY Computer Corner 240 Wanague Computer Conner 240 Wanaque Pompton Lake, NJ 07442 (201) 835-7080 Garden State Computer 922 South Avenue Westletid, NJ 07090 (201) 232-0511 NEW YORK DBIS 475 White Plains Road Eastchester, NY 10707 (914) 779-5292 East-06167-0616-0616 Associated Consultants 33 Ogden East Williston NY 11596 (516) 746 1079 A A Glance Farm Records P O Box 36 Manifus, NY 13104 (315) 477-6405 Aristo Cratt 314 5th Avenue New York, NY (212) 279-9034 ue 10001 Better Programming Systems Inc. 275 Fort Washington Ave New York, NY 10032 (212) 694-6601 Computer Mart of N Y 118 Madison New York, NY 10016 (212) 686 7923 (212) 686-7923 Brag Microcomputers 19 Cambridge Rochester NY 14607 (216) 442 5861 Universal Data Research 234 Tennyson Terrace Withamsville NY 14221 (716) 689 7788 NORTH BAKOTA General Sys Programming 1013 University Avenue Grand Forks: ND 58201 (701) 746-1042 OHIO Ofson Electronics 69 West State Akron OH 44308 (216) 762 0301 Olson Electronics 3265 W Market Akton OH 44313 (716) 864 3407 12161 864 3407 Olson Electronics 260 S. Forge St Akton OH: 44327 12161 535 1800 Band Orch Inc 137 E State St Alliance OH 44601 (216) 821 2600 Lucas Office Equipment & Service 809 E Franklin Centerville OH 45459 (513) 433/8484 Econo Data 580 Walnut Econo Data 500 Walnut Cincinnati. OH 45202 (513) 421 7071 Systems Support Associates 2300 Victory Parkway Cincinnati. OH 45206 (513) 281 4477 Mintical Business Systems 6665 Beha Drive Cierveland, OH 44143 (216) 461 7650 Olson Electronics 2020 Euclid Cierveland, OH 44115 (216) 4216387 Olson Electronics Olson Electronics 6613 Pearl 6813 Pearl Cleveland, OH 44115 (216) 845-2424 Cloveland, OH 44116 (216) 331 4600 Olson Electronica 1975 Henderson Columbus, OH 43220 (614) 451 3245 Astro Video Electronics Inc 504 E. Main St Lancaster OH. 43130 (614) 687 0629 Johnson Com (614) 687 0529 Johnson Computer 123 W Washington Medina, OH 44256 (216) 725-4500 Micro Systems Sales 30 W Aurora Road Northlebil, OH 44057 (216) 467-0003 (216) 467-0003 Integrated Managemont Systems 7074 White Butterfly Lane Reynoldsburg, OH 43058 (614) 868-1307 (614) 866-1307 Olson Electronics 7401 Market Southern Park Mall Youngstown OH 44512 (216) 759 3828 ORLAHOMA Gauger Engineering 910 Ovient Street Clinton, OK 73601 (405) 323-2320 (405) 323-2320 Accounting Systems 2709 Ortando Oktahoma City, OK 73120 (405) 751 1537 Gauget Engineering 3824 5 79th East Tutise, OK 74145 (918) 627 1064 (a18) 627 1004 OREGON Computer Solutions Inc 4600 NW Sulphur Springs Road Corvalis, OR 97330 (503) 745-5172

Schoollutures Inc Box A Ohara Hall Maryihursi, OR 97036 (503) 635-3544 Fial Computer 10675 SE 42nd Avenue Milwaukie, OR 97222 (503) 654-9574 (503) 654 9574 PENN5YLVANIA Broadt Enterprises 550 N. Denr/Rt. 15 Lewisberg, PA. 17837 (717) 523-5964 Television Parts Co. Inc. 518 51h Ave. New Brighton, PA. 15066 (412) 846-4044 Enterpational (412) 335-3090 Internation Inc Automation Inc 2nd Floor Mellon Bank Bidg New Kensington, PA 15068 (412) 335-3090 Olson Electronics 5918 Penn Pittsburgh PA 15206 (412) 362-1333 Olson Electronics 3405 Saw Mill Run Piltsburgh, PA 15227 (412) 881 0702 (412) 881 0702 Olson Electronics 4778 McKnight Pittsburgh PA 15237 (412) 366 7298 Abacus Data Systems Route 8 Reno. PA 16343 (814) 677 6502 (814) 677 6502 Creative Computer Systems & Software 14 S Church St West Chester PA 19380 (215) 436 4750 SOUTH CAPOLINA Island Business Machines 21 Kingbird Hitton Head Is SC 29928 (803) 785-3631 TENNESSEE Computer Power of Memphis 3540 Walker Avenue Memphis TN 38111 (901) 452 1526 Computer Power of Oak Ridge 800 Oak Ridge Turnpike Oak Ridge, TN 37830 (615) 482-9031 TEXAS Personnet Cost Control 11311 Stemmons Freeway Daltas, TX 75229 1214) 634 1230 Cybertionics 16327 Timber Valley Houston TX 77070 (713) 376 8431 Mr Computer 744 FM 1960 W . Suite E Houston TX 77090 (713: 444-7419 (713) 444-7419 Kay Computers 1230 Main League City, TX 77573 (713) 332-5555 (713) 332-5555 Computer Shop 5812 San Pedro San Antonio, TX 78216 (512) 628-0553 (512) 628 0553 UTAH Home Computer Store 2343 East 3300 South Sait Lake City, UT 84 09 (801) 484 6502 TV Specialesia 170 E 2100 South Sait Lake City, UT 84 108 (801) 486 7555 VIRGINIA VIRGINIA Community General Store 2704 N Pershing Artirigion VA 22201 (703) 527-4600 HVB Computers 217 E Main St Chartottesville, VA 22901 (804) 295 1975 IB04) 295-1975 Microsystems, Inc 5320 Williamson Roanoke VA 24012 (703) 563-0693 (703) 563-0093 WASHINGTON Ye Olde Computer Shoppe 1605 E Isaacs Si Watta Watta WA Watta Watta WA Ye Olde Computer Shoppe 546 North 6th Watta Watta, WA 99362 (509) 529-9566 WISCONSIN Indian Head Computer Systems 405 S Farwell St Eau Claire, WF 54701 (715) 834-8189 (715) 834-8169 MicroComp 785 S Main Fond du Lac. W1 54935 (414) 922-515 Specialty Office Machines 20 East Second Fond du Lac. W1 54935 (414) 922-5440 (414) 922-5440 American Microprocessors 3121 Windsor Rd Janesville, Wi 53545 (608) 752 0111 Computer Consultants 206 Hood Box 1027 La Crosse, WI 54801 (608) 764-7979 Madison Computer Store 1863 Monroe Madison WI 53711 (608) 255 5552 (608) 255 5552 Faragher & Associales 7635 W Bluemond Rd Miwaukce, WI 53213 (414) 258 2588 Indiantead Computer Box 178 Route 4 Rice Lake, WI 54868 (715) 234 4323

Farragher & Assoc 1322 N 71st Wauwatosa, WI 53213 (414) 776-2243 (414) 776-2243 Olson Electronics 3125 South 108th West Allis, WI 53 (414) 541-1405 53227 WYOMING Interactive Operations Interactive Operations Associates P.O. Box 1322 Bluefined, WY 24701 (304) 327-6583 Control Technology 204 Crazy Horse Lane Gilette, WY 82716 (307) 682-0300 CANADA Becterm 1277 Chemin St Jean Bernieres, Quebec, Canada G0S 1C0 (418) 831-4522 (418) 831-4522 Omega Computing Ltd Box 220 Station P Toronto, Ontano Canada M55 257 (415) 425-9200 Robo-Tronics 509 16tn N W Calgary, Alberta Canada T2M 0,06 (403) 282-9468 AUSTRALIA AUSTRALM Sys Automation Propr Ltd 26 Clark St., Crows Nest N S.W Australia 2065 (02) 439-6477 SOUTH AMERICA SAVE PO Box 701 Cuenca. Ecuator 830-770 SWITZERLAND Nasterco Corp 4023 Basel Basel, Switzerland 4023 (0114161) 463626 WEST GERMANY Pan Atlantic Compute Systems. GmbH 61 Darmstadt Franturterstrasse 78 West Germany (06:51) 292923 (06151) 292923 BISY Rhemstrasse 2 4040 Neuss 1 West Germany (02101) 28124 Microcomputer Datensysteme Gmbt Alstretder Strasse 6 P O Box 11:08-80 D-6100 Datmstadt West Germany (06151) 71-4444 BELGIUM IEC (International Electronic) Avenue Charles Plisnier 3F 8-1070 Brussiles (Belgium) 02/521-95-80 ENGLAND Nutek Mutek The Studio, Quarry Hill Bor Colsham Willshire, England 022121 3289 Abacus Computers Lim 62 New Cavendish Stree London W1 England 01 580 8841 LI Microcomputers P O Box 24 Northwich Cheshire C8W 1RS, England 0606-75627 FRANCE Janai Computer Shop 12 Rue Pasquier 75008 Paris France 329 6237 Electronic J L 97 Rue des Chant 78000 Versailles France 950-2820 ITALY Skylab Via M Giora 66 20125 Mitano 11 aly (021 688-3806 Ediconsult S.R.L. Via Caccini 12 Monza, Italy 039.38.9650 SWEDEN Isotronic AB Box 3056 18303 Taby Sweden (06) 756-0155 ECUADO Deventees PO Box 701 Cueno --GREECE Compumak Ltd 117 Solonos Si Athens 142, Greece 3632952 NETHERLANDS Ingenieurs Burea Koopmans

Joh Vermeer Str 7 3351 BM Papendres Netherlands 078-56033 nouter Sales

PUERTO RICO Puerto Rico Compute P.O. Box 2036 Hato Rey. Puerto Rico D0919 (609) 751-4042



The Age of Affordable Personal Computing Has Finally Arrived.

Ohio Scientific has made a major breakthrough in small computer technology which dramatically reduces the cost of personal computers. By use of custom LSI micro circuits, we have managed to put a complete ultra high performance computer and all necessary interfaces, including the keyboard and power supply, on a single printed circuit board. This new computer actually has more features and higher performance than some home or personal computers that are selling today for up to \$2000. It is more powerful than computer systems which cost over \$20,000 in the early 1970's.

This new machine can entertain your whole family with spectacular video games and cartoons, made possible by its ultra high resolution graphics and super fast BASIC. It can help you with your personal finances and budget planning, made possible by its decimal arithmetic ability and cassette data storage capabilities. It can assist you in school or industry as an ultra powerful scientific calculator, made possible by its advanced scientific math functions and built-in "immediate" mode which allows complex problem solving without programming! This computer can actually entertain your children while it educates them in topics ranging from naming the Presidents of the United States to tutoring trigonometry all possible by its fast extended BASIC, graphics and data storage ability.

The machine can be economically expanded to assist in your business, remotely control your home, communicate with other computers and perform many other tasks via the broadest line of expansion accessories in the microcomputer industry.

This machine is super easy to use because it communicates naturally in BASIC, an English-like programming language. So you can easily instruct it or program it to do whatever you want, but you don't have to. You don't because it comes with a complete software library on cassette including programs for each application stated above. Ohio Scientific also offers you hundreds of inexpensive programs on ready-to-run cassettes. Program it yourself or just enjoy it; the choice is yours.



Ohio Scientific offers you this remarkable new computer two ways.

Challenger 1P \$349 Fully packaged with power supply. Just plug in a video monitor or TV through an RF converter to be up and running.

1

t

Superboard II \$279

For electronic buffs. Fully assembled and tested. Requires + 5V. at 3 Amps and a video monitor or TV with RF converter to be up and running.

Standard Features_

- Uses the ultra powerful 6502 microprocessor
- 8K Microsoft BASIC-in-ROM
 - Full feature BASIC runs faster than currently available personal computers and all 8080-based business computers.
- 4K static RAM on board expandable to 8K
- Full 53-key keyboard with upper/lower case and user programmability
- Kansas City standard audio cassette interface for high reliability
- Full machine code monitor and I/O utilities in ROM
 Direct access video display has 1K of dedicated memory (besides 4K user memory), features upper case, lower case, graphics and gaming characters for an effective screen resolution of up to 256 by 256 points. Normal TV's
- screen resolution of up to 256 by 256 points. Normal TV's with overscan display about 24 rows of 24 characters; without overscan up to 30 X 30 characters.

Extras

 Available expander board features 24K static RAM (additional), dual mini-floppy interface, port adapter for printer and modem and an OSI 48 line expansion interface.
 Assembler/editor and extended machine code monitor available.

Interested in a bigger system? Ohio Scientific offers 15 other models of microcomputer systems ranging from single board units to 74 million byte hard disk systems.



ORDER FORM.

Order direct or from your local Ohio Scientific dealer. I'm interested. Send me information on your: Personal Computers Business Systems Send me a Superboard II \$279 enclosed Send me a Challenger 1P \$349 enclosed						
□ Include 4 more K of RAM (8K Total) \$69 more enclosed						
Name						
Address						
CityStateZip						
Payment by: BAC (VISA)Master ChargeMoney Order						
Credit Card Account #						
Expires Interbank #(Master Charge) Ohio Residents add 4% Sales Tax						
TOTAL CHARGED OR ENCLOSED						

America's Largest Full Line Microcomputer Company 1333 S. Chillicothe Road • Aurora, Ohio 44202 (216) 562-3101



COMPUTER INSURANCE?

In response to Leonard Anderson's letter (October 1978 BYTE, page 157) regarding insurance for computers, I think a few comments are in order:

- A standard homeowners policy will extend to cover a microcomputer system. As Mr Anderson mentioned, this type of policy is generally set at minimum amount of coverage for personal property within a dwelling at 50 percent of the dwelling itself. However, this is a minimum amount and it can be increased usually at a rate of about \$2 per thousand, to whatever limit is necessary to cover the contents involved.
- 2. Coverage under a homeowners policy, however, provides coverage only on a "named peril" basis. That is, such types of losses as fire, smoke, vandalism and theft would be covered. On the other hand, losses such as breakage would not be covered under this type of policy.
- 3. If a broader form of coverage is needed, it should be possible to have a separate personal property floater written to cover the microcomputer. We have done this in some instances and it does give an "all risk" form of coverage. It is necessary, however, to specify the values involved in your system when writing this type of policy.
- 4. In any event, both the homeowners and the personal property floater cover only the value of raw media, eg: disks and tapes will be covered only for the value of the disks or tapes, not for the value of the programs entered on those media. This would not apply, however, to commercially purchased disks and tapes which already have programs on them, since the insurable value would be the purchase price.
- 5. In all the above instances, we have assumed that the computer is a personal computer and is not being used for business purposes. If the system is being used for business purposes, it is necessary to write a separate policy to cover this system. A homeowners policy will specifically exclude equipment used for business purposes, and in that event I would recommend that you write either a personal property floater or, for

those persons who have an office but take their computer home for additional programming, etc, it would probably be possible to extend the business policies to cover the computer.

6. For those persons involved in fairly extensive business use of computers, there are speciality policies written by a limited number of insurance companies, (eg: St Paul Insurance Company and Fireman's Fund) which are specifically designed to cover both computer systems and all forms of media.

I hope these comments will be of some help to your readers.

Bob Henderson CPCU, CLU Hendersons Inc Insurance Brokers 6548 S Bright Av Whittier CA 90601

SOME FOOTNOTES FROM JAPAN

I mentioned "two recent Tokyo shows" in my letter Some Notes From Japan in September 1978 BYTE, page 17. The Sharp PC1300 appeared at the business show, as mentioned; the other items (Mitsubishi, Panafacom, NEC, etc) were at the microcomputer show. Sorry about the omission.

A conversion error of 680 grams to 8 ounces appeared in my letter. 1 pound 8 ounces is nearer.

Also, NEC's Level 2 BASIC has only just appeared (September 1978). It's a replacement read only memory for the 8080 system.

> K S Wilkinson CPO Box 1748 Tokyo JAPAN 100-91

JUMPING BACKWARDS WITH WADUZITDO

I found the WADUZITDO program (September 1978 BYTE, page 166) fun to play with and I noticed that the JUMP function could easily be modified to permit backward jumps, as follows:

00A5	FE	0100	LDX	
00A8	C4	0F	AND B	#\$0F
00AA	26	02	BNE	JF

Now, WADUZITDO can jump back in an absolute fashion (rather than rela-

Continued on page 166

See Sol® at all these fine computer centers

CA: Costa Mesa: Orange County Computer Center, (714) 646-0221. Modesto: Computer Magic, (209) 527-5156. Mountain View: Digital Deli, (415) 951-2670. San Rafael: The Byte Shop, (415) 933-6252. CO: Denver: The Byte Shop, (303) 399-8995. CT: Bethel: Technology Systems, (203) 748-6856. FL: Ft. Lauderdale: Byte Shop of Ft. Lauderdale, (305) 561-2983. Miami: Byte Shop of Miami, (305) 264-2983. Tampa: MicroComputer Systems, (813) 879-4301. IL: Lombard: Midwest Microcomputer, (312) 495-9889. IA: Davenport: Memory Bank, (319) 386-3330. KY: Louisville: Martronix Associates, (502) 459-0500. MD: Silver Springs: Computers Etc., (301) 588-3748. Towson: Computers Etc., 459-0500. MD: Silver Springs: Computers Etc.,
(301) 588-3748. Towson: Computers Etc.,
(301) 588-3748. Towson: Computers Etc.,
(301) 296-0520. MO: Florissant: Computer
Computerland of Nashua, (603) 889-5238. NJ:
Cherry Hill: Computer Emporium, (609)
667-7555. Iselin: Computer Mart of New Jersey,
(201) 283-0800. NY: Endwell: The Computer
Tree, (607) 748-1223. Syracuse: Computer Shop
of Syracuse, (315) 637-6208. White Plains:
The Computer Corner, (914) 949-3282. NC:
Raleigh: ROM's 'N' RAM's, (919) 781-0003.
OH: Akron: The Basic Computer Shop,
(216) 867-0808. OR: Beaverton: Byte Shop
Computer Store, (503) 644-2686. Portland:
Byte Shop Computer Store, (503) 223-3496. Computer Store, (503) 644-2686. Portland: Byte Shop Computer Store, (503) 223-3496. PA: King of Prussia: Computer Mart of Pennsylvania, (215) 265-2580. RI: Warwick: Computer Power, Inc., (401) 738-4477. TN: Kingsport: Microproducts & Systems, (615) 245-8081. TX: Arlington: Computer Port, (817) 469-1502. Arlington: Micro Store, (817) 461-6091. Houston: Interactive Computer 461-6081. Houston: Interactive Computers, (713) 772-5257. Houston: Interactive Computers, (713) 486-0291. Lubbock: Neighborhood
 Computer Store, (806) 797-1468. Richardson:
 Micro Store, (214) 231-1096. UT: Salt Lake
 City: Home Computer Store, (801) 484-6502.
 WA: Bellevue: Byte Shop Computer Store, (206)
 246. 065 Senther State Shop of Senther Store, (206) City: Home Computer Store, (801) 484-6502. WA: Bellevue: Byte Shop Computer Store, (206) 746-0651. Seattle: Byte Shop of Seattle. (206) 622-7196. WI: Madison: The Madison Computer Store, (608) 255-252. Milwaukee: The Milwaukee Computer Store, (414) 445-4280. DC: Georgetown: Georgetown Computer Emporium, (202) 337-6545. CANADA: London, Ontario: The Computer Circuit Ltd., (519) 672-9370. Toronto, Ontario: Computer Mart Ltd., (416) 484-9708. Vancouver, B.C.: Basic Computer Group Ltd., (604) 736-7474. ARGENTINA: Buenos Aires: Basis Sistemas Digitales, 93-1988 or 57-7177. AUSTRALIA: Sydney: Automation Statham, (02) 709.4144. BELGIUM: Bruxelles: S.P.R.L. Finncontact, 2/345-98-95. COLUMBIA: Bogota: Video National, 326650. MEXICO: Mexico City: Industrias Digitales, 905) 524-5132. PHILIPPINES: San Juan, Metro Manila: Integrated Computer Systems, Inc., 78-40-71. SPAIN: Barcelona: Interface S.A., (93) 301 7851. SWEDEN: Stockholm: Wernor Elektronik, (0) 8717-62-88. UNITED KINGDOM: Huntingdon, England: Comart, Ltd., (0480) 74356. VEINEZUELA: Los Ruices, Caracas: Componentes V Circuits Electronicos TI Ca. 35591 VENEZUELA: Los Ruices, Caracas: Componentes Y Circuitos Electronicos TTLCA, 355591



Sol. The small computer that won't fence you in.

A lot of semantic nonsense is being tossed around by some of the makers of so-called "personal" computers. To hear them tell it, an investment of a few hundred dollars will give you a computer to run your small business, do financial planning, analyze data in the engineering or scientific lab — and when day is done play games by the hour.

Well, the game part is true. The rest of the claims should be taken with a grain of salt. Only a few personal computers have the capacity to grow and handle meaningful work in a very real sense. And they don't come for peanuts.

Remember, there's no free lunch.

So before you buy any personal computer, consider Sol[®] It costs more at the start but less in the end. It can grow with your ability to use it. Sol is not cheap. But it's not a delusion either.

Sol small computers are at the very top of the microcomputer

spectrum. They stand up to the capabilities of mini systems costing four times as much.

No wonder we call it the serious solution to the small computer question.

Sol is the small computer system to do the general ledger and the payroll. Solve engineering and scientific problems. Use it for word processing. Program it for computer aided instruction. Use it anywhere you want versatile computer power!

Build computer power with our software.

At Processor Technology we've tailored a group of high-level languages, an assembler and other packages to suit the wide capabilities of our hardware.

Our exclusive Extended BASIC is a fine example. This BASIC features complete matrix functions. It comes on cassette or in a disk version which has random as well as sequential files.

Processor Technology FORTRAN is similar to FORTRAN IV and

has a full set of extensions designed for the "stand alone" computer environment.

Our PILOT is an excellent text oriented language for teachers.

Sold and serviced only by the best dealers.


Sol Systems are sold and serviced by an outstanding group of conveniently located computer stores throughout the U.S. and Canada.

For more information contact your nearest dealer in the adjacent list. Or write Department B, Processor Technology, 7100 Johnson Industrial Drive, Pleasanton, CA 94566. Phone (415) 829-2600.

In sum, all small computers are not created equal and Sol users know it to their everlasting satisfaction.











DYNABYTE COMPUTERS ARE ALL BUSINESS INSIDE AND OUT.

When we designed our new small business computers, we meant business.

As basic as that seems, it is unique. Just about every other microcomputer being sold as a small business system today was originally designed as a kit for hobbyists.

Every design decision was made with quality and reliability in mind. The result is dependable performance and a solid appearance for business, professional and scientific applications.

FIRST SMALL SYSTEM WITH BIG SYSTEM STORAGE

Many applications handle large quantities of information, so the DB8/2 uses two quad density 5-inch disk drives with our exclusive Dual Density Disk Controller for up to 1.2 megabytes of formatted storage. That's more capacity than two single density 8-inch drives.

If you need more storage, our DB8/4 has two 8-inch drives with up to 2 megabytes capacity, more than any other dual floppy disk system on the market.

OUR SOFTWARE IS BIG ON BUSINESS

Dynabyte helps you get down to business immediately. The DB8/2 is the first microcomputer to offer enough storage capacity on 5-inch drives to fully utilize CP/M,* the most widely accepted disk operating system. We also supply and support BASIC, FOR-* CP/M is a trademark of Digital Research. TRAN and COBOL programming languages. Our applications packages include general ledger, accounts receivable, word processing and many other CP/M compatible programs.

Reliability is a big consideration in buying a business computer, so we built it in. Our edge connectors meet military specifications, the toughest electronics manufacturing standard. Our regulated power supply is designed to meet U.L. standards, which means the entire system runs cool and dependable. And our cast aluminum enclosures are rugged as well as attractive.

AND THE BIGGEST THING OF ALL

Customer support. Our support starts at the factory with testing and burn-in programs that assure the *entire* integrated system is reliable prior to shipment. Our completely modular design allows continuing support in the field. We maintain a bonded inventory of all sub-system modules which means we can deliver replacement subassemblies overnight nearly anywhere in the continental U.S.

Dynabyte built in little things, too. Like a fully-populated 12-slot backplane, switched AC outlets for accessories, an option for European power, quiet whisper fans with long-life metal construction, lighted indicator switches for Power On and Halt, a shielded enclosure to protect disk drives from electro-mechanical interference, and a fully enclosed power supply for operator safety.

Since we didn't cut corners in design, the price/performance ratios of our systems make good business sense.

THE INSIDE FACTS

The DB8/2 Computer System includes two 5-inch disk drives either single or double sided for up to 1.2 megabytes of mass storage; a 4MHz Z-80 processing module with one parallel and two serial ports, an EPROM programmer and up to 4k ROM; 32k of RAM, a 12-slot fullypopulated backplane; our exclusive Dual Density Disk Controller, and CP/M.

The DB8/1 Computer includes a 4MHz Z-80 processor with one parallel and two serial I/O ports, an EPROM programmer and up to 4k of ROM; 32k RAM, and a 12-slot fully-populated backplane.

The DB8/4 Disk System, designed to be the mass storage companion to the DB8/1, includes two 8-inch floppy disk drives in either single or double sided configuration for up to 2 megabytes of mass storage, our Dual Density Disk Controller, and CP/M.

All three units will be available in rack mount models.

For a descriptive brochure and price list, call or write Dynabyte, 1005 Elwell Court, Palo Alto, CA 94303. Phone (415) 965-1010.

Or better yet, see your local dealer.

YOU CAN DEPEND ON IT.

A Microprocessor for the Revolution: The 6809

Part 1: Design Philosophy




Photo 1: Systems architects Ritter (right) and Boney review some of the 6809 design documents. This work results in a complete description of the desired part in a 200 page design specification. The specification is then used by logic designers to develop flowcharts of internal operations on a cycle by cycle basis.

Terry Ritter Joel Boney Motorola Inc 3501 Ed Bluestein Blvd Austin TX 78721

This is a story. It is a story of computers in general, specifically microcomputers, and of one particular microprocessor — with revolutionary social change lurking in the background. The story could well be imaginary, but it happens to be true. In this 3 part series we will describe the design of what we feel is the best 8 bit machine so far made by human: the Motorola M6809.

Philosophy

A new day is breaking; after a long slow twilight of design the sun is beginning to rise on the microprocessor revolution. For the first time we have mass production computers; expensive, custom, cottage industry designs take on less importance.

Microprocessors are real computers. The first and second generation devices are not very sophisticated as processors go, but they are general-purpose logic machines. Any microprocessor can eventually be made to solve the same problems as any large scale computer, although this may be an easier or harder task depending on the microprocessor. (Naturally, some jobs require doing processing *fast*, in real time. We are not discussing those right now. We are discussing getting a big job done sometime.) What differentiates the classes is a hierarchy of technology, size, performance, and, curiously, philosophy of use.

A processor of given capability has a fixed general complexity in terms of digital logic elements. Consider the computers that were built using the first solid state technology. In short, they consisted of many thousands of individual transistors and other parts on hundreds of different printed circuit cards using thousands of connections and miles of connecting wire. A big computer was a big project and a very big expense. This simple economic fact fossilized a whole generation of technology into the "big computer philosophy."

Because the big computer was so expensive, time on the computer was regarded as a limited and therefore valuable resource. Certainly the time was valuable to researchers who could now look more deeply into their equations than ever before. Computer time was valuable to business people who became at least marginally capable of analyzing the performance of an unwieldy




Photo 2: 6809 logic design. Design engineer Wayne Harrington inspects a portion of 6809's processor logic blueprint at the Motorola Austin plant. The print is colored by systems engineers to partition the logic for the logic-equivalent TTL "breadboard."

bureaucratic organization. And the computer makers clearly thought that processor time was valuable too; it was a severely limited resource, worth as much as the market would bear.

Processor time was a limited resource. But some of us, a few small groups of technologists, are about to change that situation. And we hope we will also change how people look at computers, and how professionals see them too. Computer time should be cheap; people time is 70 years and counting down.

The large computer, being a very expensive resource, quickly justified the capital required to investigate optimum use of that resource. Among the principal results of these projects was the development of batch mode multiprocessing. The computer itself would save up the various tasks it had to do, then change from one to the other at computer speeds. This minimized the wasted time between jobs and spawned the concept of an operating system.

People were in the position of waiting for the computer, not because they were less important than the machine, but precisely because it *was* a limited resource (the problems it solved were not).

Electronics know-how continued to develop, producing second generation solid state technology: families of digital logic integrated circuits replaced discrete transistor designs. This new technology was exploited in two main thrusts: big computers could be made conceptually bigger (or faster, or better) for the same expense, or

About the Authors

Joel Boney and Terry Ritter are with the Motorola 6800 Microprocessor Design Group in Austin TX. Joel is responsible for the software input into the design of the 6800 family processors and peripheral parts and was a co-architect of the M6809. Terry Ritter is a microcomponent architect, responsible for specification of the 6809 advanced microprocessor. While with Motorola, Terry has been coarchitect of the 6809, and co-architect as well of the 6847 and 68047 video display generator integrated circuits. He holds a BSES from the University of Texas at Austin and Joel Boney has a BSE from the University of South Florida. The other major device needed for home computers – the video display generator color TV interface – is presently in volume production. Several versions are available, many derived from the original Motorola architecture, computers could be made physically smaller and less expensive. These new, smaller computers (minicomputers) filled market segments which could afford a sizable but not huge investment in both equipment and expertise. Laboratories could use them, for example. But most people, including scientists and engineers, still used only the very large central machines. Rarely were minicomputers placed in schools; few computer science or electrical engineering departments (who might have been at the leading edge of new generation technology) used them for general instruction.

And so the semiconductor technologists began a *third* generation technology: the ability to put all the logic elements required to build a complete computer on a single chip of silicon. The question then became, "How do we use this new technology (to make money)?"

The semiconductor producer's problem with third generation technology was that an unbelievably large development expense was (and is) required to produce just one large scale integration (LSI) chip. The best road to profit was unclear; for a while, customer interconnection of gate array integrated circuits was tried, then dropped. Complete custom designs were (and are) found to be profitable only in very large volumes.

Another road to profit was to produce a



Photo 3: 6809 emulator board. Software and systems engineers implement a functional equivalent of the 6809 as a 6800 program. A 6800 to 6809 cross assembler allows 6809 programs to be assembled and then executed as a check of the architectural design.

few *programmable* large scale integration devices which could satisfy the market needs (in terms of large quantities of different systems) and the factory's needs (in terms of volume production of exactly the same device). Naturally, the general-purpose computer was seen as a possible answer.

So what was the market for a generalpurpose computer? The first thought was to enter the old second generation markets; ie: replacement of the complex logic of small or medium scale integration. Control systems, instruments and special designs could all use a similar processor, but the designer was the key. Designers (or design managers) had to be converted from their heavy first and second generation logic design backgrounds to the new third generation technology. In so doing, some early marketing strategists overlooked the principal microprocessor markets.

Random logic replacement was by no means a quick and sufficient market for microprocessors. In particular, the designin cycle was quite long, users were often unsophisticated in their uses of computers, and the unit volume was somewhat small. Only when microprocessors entered high volume markets (hobby, games, etc) did the manufacturers begin to make money and thus provide a credible reason (and funds) for designing future microprocessors. Naturally, the users who wanted more features were surprised that it was taking so long to get new designs — they *knew* what was needed.

Thus semiconductor makers began to realize that their market was more oriented to hobby applications than to logic replacement, and was more generalized than they had thought. But even the hobby market was saturable.

Meanwhile companies continued to improve production and reduce costs, and competition drove prices into the ground. Where could they sell enough computers for real volume production, they wondered. One answer was the personal computer!

Design of Large Scale Integration Parts

The design of a complex large scale integration (LSI) part may be conveniently broken into three phases: the architectural design, the logic and circuit design/architectural review, and the layout software and hardware (breadboard) simulations. Each phase has its own requirements.

The architect/systems designers represent the use of the device, the needs of the marketplace and the future needs of all customers. They propose what a specific cus-

A Beautiful Way To Interface

IQ 140

SOROC's first and foremost concern, to design outstanding remote video displays, has resulted in the development of the IQ 140. This unit reflects exquisite appearance and performance capabilities unequaled by others on the market.

With the IQ 140, the operator is given full command over data being processed by means of a wide variety of edit, video, and mode control keys, etc.

The detachable keyboard, with its complement of 117 keys, is logically arranged into 6 sections plus main keyboard to aid in the overall convenience of operation. For example, a group of 8 keys for cursor control / 14 keys accommodate numeric entry / 16 special function keys allow access to 32 pre-programmed commands / keys make up the lextensive edit and clear section / 8 keys for video set up and mode control / and 8 keys control message and print.

Two Polling options available: 1) Polling compatible with Lear Siegler's ADM-2. 2) Polling discipline compatible with Burroughs.

IQ 120

The SOROC IQ 120 is the result of an industrywide demand for a capable remote video display terminal which provides a multiple of features

at a low affordable price. The IQ 120 terminal is a simple self-contained, operator / computer unit.

The IQ 120 offers such features as: 1920 character screen memory, lower case, RS232C extension, switch selectable transmission rates from 75 to 19,200 bps, cursor control, addressable cursor, erase functions and protect mode. Expansion options presently available are: block mode and hard copy capability with printer interface. The IQ 120 terminal incorporates a 12-inch, CRT formatted to display 24 lines with 80 characters per line.

Circle 343 on inquiry card.



165 FREEDOM AVE., ANAHEIM, CALIF. 92801 (714) 992-2860 / (800) 854-0147 tomer should have that could also be used by other customers, possibly in different ways. They advocate what the customers will really want, even if no customers can be identified who know that they will want it, that it is possible or that it is inexpensive. The attitude that "I know what is best for you" may be irritating to most people, but it is necessary in order to make maximum use of a limited resource (in this case, a single LSI design). The architect eventually generates the design specification used in subsequent phases of the design.

Logic design consists of the production of a cycle by cycle flowchart and the derivation of the equations and logic circuitry necessary to implement the specified design. This is a job of immense complexity and detail, but it is absolutely crucial to the entire project. Throughout this phase, the specification may be iterated toward a local optimum of maximum features at minimum logic (and thus, cost). The architectural design continues, and techniques are developed to cross-check on the logical correctness of the architecture.

The third phase is the most hectic in terms of demands and involvement. By this time, many people know what the product is and see the resulting part merely as the turning of an implementation "crank." It seems to those who are not involved in this phase that more effort could cause that crank to turn faster. Since the product could be sold immediately, delay is seen as a real loss of income. In actual practice, more effort will sometimes "break the crank."

A medium scale integration logic implementation (usually transistor-transistor logic, for speed) is required to verify the logic design. A processor emulation may require ten different boards of 80 medium scale integrated circuits each and hundreds of board to board interconnections. Each board will likely require separate testing, and only then will the emulation represent the processor to come. Extensive test programs are required to check out each facet of the part, each instruction, and each addressing mode. This testing may detect logic design errors that will have to be fixed at all levels of design.

Circuit design, in the context of the semiconductor industry, depends upon running computer simulations (which require sophisticated device models) of signals at various nodes to verify that they will meet the necessary speed requirement. Transistors are sized and polysilicon lines changed to provide reliable worst case operation.

Layout is the actual task of arranging transistors and interconnections to implement the logic diagram. Circuit design results will indicate appropriate transistor sizes and polysilicon widths; these must now be arranged for minimum area. Every attempt is made to make general logic "cells" which can be used in many places across the integrated circuit, but area minimization is the principal concern.




Photo 4: Circuit design. Detailed computer simulations of the circuit under design yield predictions of on chip waveforms. Tulley Peters and Bryant Wilder decide to enhance a particular critical transistor.

The C3-SI by Ohio Scientific Possibly the world's most popular floppy disk based microcomputer.



Since its introduction in August, 1977, the Challenger III has gained tremendous acceptance in small business, educational and industrial development applications. Thousands of C3-S1's have been delivered and today hundreds of C3-S1 demonstrator units are set up at computer retailers around the country.

Why has the Challenger III become so successful in the fiercely competitive microcomputer industry? Here are just a few of the possible reasons.

The Challenger III is the fastest microcomputer in BASIC (see "BASIC Timing Comparisons," *Kilobaud*, October, 1977, where Ohio Scientific out benchmarks all competitors).

The Challenger III is the only computer system with a 6502A, 6800 and Z-80 offering the programmer all popular micros for maximum versatility.

The C3 is backed by the largest base of systems level software for any microcomputer system including:

For the 6502A: Microsoft 6 and 9 Digit BASIC Assembler Editor Word Processor OS-65D Development DOS OS-65U End User DOS with Extended BASIC For Floppys Winchester Hard Disks Multi-users (Level 2) Distributed Processing (Level 3) For the 6800:

For the 6800: Floppy DOS Assembler Editor

For the Z-80: Floppy DOS Microsoft Disk Extended BASIC Microsoft FORTRAN Microsoft COBOL Macro Assembler and Editor And Much More

The C3 supports OS-65U, the ultra high performance "virtual data memory" DOS for floppys and hard disks which makes complex file structures like multi-key ISAM easy to use.

The C3 is backed by a large library of applications programs

and can make use of the tremendous amount of BASIC programs offered by independent suppliers and publishers because it uses Microsoft BASIC, the standard of the industry. Complete turnkey and custom business packages are available for the C3 from most OHIO SCIENTIFIC DEALERS.

The C3 electronics and software are available in alternate mechanical configurations for special applications including the C3-OEM for volume users and the C3 letter series (C3-A, C3-B) which are optimized for use with hard disks.

C3 systems are always delivered ready to use with 32K static RAM, dual floppys for 500K bytes of on-line storage and an RS-232 port strappable from 75 to 19,200 baud all *standard* in the minimum configuration.

C3 systems offer the greatest expansion capability in the microcomputer industry. The C3 series supports OHIO SCIENTIFIC'S full line of over 40 expansion accessories. The maximum configuration is 768K bytes RAM, four 74 million byte Winchester hard disks (CD-74), 16 communications ports, real time clock, line printer, Word Processing printer and numerous control interfaces.

C3 systems have phenomenal performance-to-cost ratios. The C3-S1 base price with 32K RAM, dual floppys, RS-232 port complete with 8K BASIC and DOS is under \$3600 and expansion accessories are comparably priced. For example, the CD-74, 74 million byte Winchester disk complete with interface and OS-65U operating system at about \$6000.

The C3 series is quite possibly so successful because it offers the highest hardware performance, best software support, most versatility and greatest expandability in the microcomputer systems market at nearly the lowest price in the industry.

For more information, contact your local OHIO SCIENTIFIC DEALER or the factory at (216) 562-3101.



The layout for the chip eventually exists only as a computer data base. Each cell is individually digitized into the computer, where it can be arbitrarily positioned, modified or replicated as desired. Large 2 by 3 m (6.5 by 10 feet) plots of various areas of the chip are hand checked to the logic diagram by layout and circuit designers as final checks of the implemented circuit.

When layout is complete, the computer data base that represents the chip design is sent to the mask shop (the mask is a photographic stencil of the part used in the manufacturing process). At the mask shop precision plotting and photographic step and repeat techniques are used to produce glass plates for each mask layer. Each mask covers an entire wafer with etched nickel or chrome layouts at real chip size. (A typical LSI device will be between 5 by 5 and 7.5 by 7.5 mm (0.2 by 0.2 and 0.3 by 0.3 inches). These masks are used to expose photosensitive etch resist that will protect some areas of the wafer from the chemical processes which selectively add the impurities that create transistors.

Actual processing steps are quite similar for each part. But the processing itself is a variable, and it will not be known until final testing exactly how many parts will turn out to be saleable. Therefore, a best estimate is taken, and the required number



Photo 5: Checking the flowcharts. Logic and circuit designer Bryant Wilder compares the specification to one of the flowcharts. The flowcharts are used to develop Boolean equations for the required logic; those equations are then used to generate a logic diagram.

of wafers (of a particular device) is started and processed. The whole industry revolves around highly trained production engineers, chemists and others who process wafers to highly secret recipes. Some recipes work, some don't. You find out which ones do by testing.

Each die (ie: individual large scale integration circuit) is tested while still on the wafer; failing devices are marked with a blob of ink. The wafer is sawed into individual dies and the good devices placed into a plastic or ceramic package base. The connection pads are "die bonded" to the exposed internal lead frame with very tiny wire. The package is then sealed and tested again.

Testing a device having only 40 pins but which has up to 40,000 internal transistors is no mean trick nor a minor expense. Furthermore, the device must execute all operations properly at the worst case system conditions (which may be high or low extremes of temperature, voltage and loading) and work with other devices on a common bus. Thus, the device is not specified to its own maximum operating speed, but rather the speed of a worst case system. Motorola microprocessors can usually be made to run much faster (and much slower) their guaranteed worst case than specifications.

Project Goals

The 6809 project started life with a number of (mostly unformalized) goals. The principal public goal was to upgrade the 6800 processor to be definitely superior to the 8 bit competition. (The Motorola 68000 project will address the 16 bit market with what we believe will be another superior processor.) Many people, including many customers, felt that all that had to be done was to add another index register (Y), a few supporting instructions (LDY, STY) and correct some of the past omissions (PSHX, PULX, PSHY, PULY). Since this would mean a rather complete redesign anyway, it made little sense to stop there.

A more philosophical goal — thus one much less useful in discussions with engineers and managers (who had their own opinions of what the project should be) — was to minimize software costs. This led to an extensive, and thus hard to explain, sequence of logic that went somewhat like this:

Q: How do we reduce software costs? A: 1. Write code in a block structured high level language.

Micromation has done for the S-100 bus what IBM did for the floppy disk.



Double Capacity

The DOUBLER — Micromation's latest advance in floppy disk technology — doubles the capacity of floppy disk systems. Over 500 KBytes are recorded on each side of an 8" disk. This means bigger files for more powerful systems.

Double Speed

Data transfer with the DOUBLER is twice as fast — 500 Kbits per second. And since there is twice as much data on each track, your drive steps only half as much — so your system runs faster than it ever has before!

Increased Reliability

That's right — even better reliability. Why? Because we did It the IBM way. IBM designed 2D formatting — so it has to be reliable. Micromation's innovative, state-of-the-art design incorporates write precompensation electronics and a phase lack oscillator on a single, all digital, S-100 circuit board. So we guarantee the DOUBLER will be more dependable than your present single density controller — and we warantee the DOUBLER for a full year.

Unbeatable Convenience

It couldn't be easier to step up to double density. The DOUBLER operates automatically in either single or double density. Just insert a diskette and you're running properly. You can transfer files between single or double density diskettes without any software or hardware changes — or even operate with one single and one double density diskette.

Installation is a snap. There's a hardware UART on board

and the software is all ready to go. An onboard 2708 EPROM contains the bootstrap. There's even jump-on-reset circuitry so you can operate without a front panel. And, of course, we include utilities to format diskettes.

Universally Versatile

The DOUBLER will operate with all industry-standard mini and full-sized drives. And it will work in any 8080 or Z-80 S-100 computer operating at 2 to 4 MHz. The DOUBLER will support up to four double or single headed drives.

Fully Compatible

The DOUBLER is compatible with CP/M* version 1.4. If you have a CP/M* 1.4 system, just add our CBIOS — or you can buy our ready-to-boot version. Install the new controller, connect any terminal to the RS-232 interface, and boot off your new double-sized, double-speed system. You still can use all your old software without any changes.

Completely Affordable

All Micromation products are fully assembled, thoroughly tested, include complete documentation, and are priced for value:

DOUBLER double density controller	\$ 495.
MEGABOX dual drive double density system	2,295.
ZEPHER — Per Sci double density system	2,595.
Z-PLUS — MEGABOX 32 KZ-80 computer	4,295.

Available


The DOUBLER is available NOW at your local computer store.

Micromation Inc. 524 Union Street San Francisco California 94133 / 415 398-0289



Where there's always more in store.

*CP/M is a trademark of Digital Research.



Ready to plug in and run the moment you receive it. Nothing else to buy, no extra memory. No "booting" with PerCom MINIDOS™, the remarkable disk operating system on EPROM. Expandable to either two or three drives. Outstanding operating, utility and application programs.



For the low \$599.95 price, you not only get the disk drive, drive power supply, SS-50 bus controller/interface card, and MINIDOS™, you also receive:

SOFTWARE FOR THE LFD-400 SYSTEM Disk operating and file management systems

BASIC Interpreters and Compilers

Text Editors and Processors

EDIT68 Hemenway Associates' powerful disk-based text editor. May be used to create programs and data files. Supports MACROS which perform complex, repetitive editing functions. Permits text files larger than available RAM to be created and edited\$39.95 TOUCHUP™ Modifies TSC's Text Editor and Text Processor for Per-Com disk operation. ROLL function permits text files larger than available RAM to be created and edited. Supplied on diskette complete with source listing\$17.95

Assemblers

PerCom 6800 SYMBOLIC ASSEMBLER Specify assembly options at time of assembly with this symbolic assembler. Source listing on diskette \$29.95 MACRO-RELOCATING ASSEMBLER Hemenway Associates' assembler for the programming professional. Generates relocatable linking object code. Supports MACROS. Permits conditional assembly. \$79.95 LINKAGE EDITOR — for STRUBAL+™ and the MACRO-Relocating assembler \$49.95 CROSS REFERENCE Utility program that produces a crossreference listing of an input source listing file\$29.95

Business Applications

Ordering information

To order, call toll free 1-800-527-1592. MC and VISA welcome. COD orders require 30% deposit plus 5% handling charge. Allow three weeks for delivery. Allow three extra weeks if payment is by personal check. Texas residents add 5% sales tax.

PERCOM 'peripherals for personal computing'



Circle 301 on inquiry card.

- 2. Distribute the code in mass production read only memories.
- Q: Why aren't many read only memories being used now?
- A: 1. The great opportunities for error in assembly language allow many mistakes which incur severe read only memory costs.
 - 2. The present architecture is not suitable for read only memories.
- Q: In what way are the second generation processors unsuitable?
- A: It is very difficult to use a read only memory in any other context than that for which it was originally developed. It is hard to use the same read only memory on systems built by different vendors. Simply having different input and output (IO) or using a different memory location is usually enough to make the read only memory product useless.
- Q: What is needed?
- A: 1. Position independent code.
 - 2. Temporary variables on the stack.
 - 3. Indirect operations through the stack for input and output.
 - Absolute indirect operations for system branch tables.

And so it went. How could we make a device that would answer the software problems of two generations of processors? How, indeed!

Design Decisions

Usually an engineering project may be pursued in many ways, but only one way at a time. The ever present hope is that this one time will be the only time necessary. Furthermore, it would be nice to get the project over with as soon as possible to get on with selling some products. (A rapid return on investment is especially important in a time of rapid inflation.) To these honorable ends certain decisions are made which delineate the investment and risk undertaken in an attempt to achieve a new product.

The 6809 project was no exception. To minimize project risk it was decided that the 6809 would be built on the same technological base as the recently completed 6800 depletion load redesign. In particular, the machine would be a random logic computer with essentially dynamic internal operation. It would use the reliable 6800 type of storage register. Functions would be limited to those befitting a producible sized device.

The 6809 part would have to be compatible with the defined 6800 bus and 6800 peripherals. This decision would extend the life of parts already in production and minimize testing peripheral devices for a particular processor (6800 versus 6809). Bus compatibility doesn't have to mean identity – the new device could have considerably improved specifications but could not do worse than the specifications for the existing device. This mandate was a little tricky when you consider that we were dealing with a more complex device using exactly the same technology, but there was a slight edge: the advancing very large scale integration (VLSI) learning curve.

One wide range decision was that the new device would be an improved 6800 part. The widely known 6800 architecture would be iterated and improved, but no radical departure would be considered. In fact, the new device should be code compatible with the 6800 at some level.

Compatibility was the basis for the 6809 architectural design. It implied that the 6809 could capitalize on the extensive familiarity with the 6800. 6800 programmers could be programming for the 6809 almost immediately and could learn and use new addressing modes and features as they were needed. This decision also ended any consideration of a radically new architecture for the machine before it was begun.

A corporation selling into a given market is necessarily limited to moderate innovation. Any vast product change requires reeducation of both the internal marketing organization and the customer base before mass sales can proceed. Consequently, designers have to restrict their creativity to conform to the market desires. The amount of change actually implemented, produced and seen by society is the true meaning of a computer "generation." In the end, society itself defines the limits of a new generation, and a design years ahead of its time may well fail in the marketplace.

M6800 Data Analysis

Once the initial philosophical and marketing trade-offs were made, construction of the final form of the M6809 began. By this time a large number of M6800 programs had been written by both Motorola and our customers, so it was felt that a good place to start design of the 6809 was to analyze large amounts of existing 6800 source code. Surprisingly, the data gathered about 6800 usage of instructions and addressing modes agreed substantially with similar data previously compiled for minicomputers and maxicomputers. By far the most common instructions were the loads and stores, which accounted for over 38 percent of all 6800 instructions. Next were the subroutine calls



MicroPro International **Corporation**_m

professional quality you can count on!

proudly announces

SUPER-SORT°

The ultimate in high performance sort/merge

Specifications

- High Performance Tournament/Heapsort Algorithm
- DMultiple Input Files Read in Parallel for True Merge Operation. Up to 32 Sort and 32 Merge Input Files Handled.
- Dynamically Invokable User Exit Routines
- Record Selection via SELECT/EXCLUDE Statements
- Handles Fixed and Variable Length Records
- Handles Fixed and Variable Length Fields
- Handles up to 32 Sort Keys with Intermixed Sequence Indicators, Data Types and Alternate Collating Sequences
- Handles Multi-Volume Diskette Files
- Compatible with CP/M* and any Derivative Including ADOS, IMDOS, CDOS, etc. B080/8085/Z-80 Compatible
- Specialized Optimizations for Floppy Disk Environment
- □ Keyword Command Input for Easy Operator Entry □ Benchmarked at Over 560 Records per Minute!
- Invokable as a Subroutine from FORTRAN, COBOL and Assembler
- □Furnished in Relocatable and Executable Form for Easy Load-Address Definition
- Optional TAGSORT Operation
- Data Types Include ASCII, EBCDIC, Binary, BCD (COBOL Packed Decimal), etc.
- Supports CP/M-compatible Diskette Files under BASIC, FORTRAN, COBOL and Assembler.

Price \$250** includes manual and single densitydiskette. Manual only \$15 refundable with purchase.

WORD-MASTER[®]

The last word in text editing

Specifications

- Compatible with any "Dumb" CRT Possessing Addressable Cursor and Backspace (Includes Hazeltine -All Models, SOROC, Lear Siegler, IMSAI-VIOC, ADDS Regent, Behive, etc.)
- Bi-Directional Word Tab, Line Tab, Screen Tab
- Bi-Directional Word Delete, Line Delete and Character Delete
- Ouad-Directional Cursor Movements
- Mid-Line Insert and Delete
- Automatic RAM/Diskette Buffering With No User Intervention
- □Nested Command Looping with Conditional Execution
- □Global String Search, Global String Replace □Scratch-Pad Buffer for Text Movement, Global
- Replication, and String Command Storage Multiple Input File Merging with User-Controlled Insertions for Easy Document Assembly
- Multiple Output File Control by Section Under User Control
- Compatible with CP/M and Most of its Derivatives Including CDOS, IMDOS, etc.
- Use TEX* for Print Formatting Functions

Price \$150** includes manual and single density diskette. Manual only \$9.00 refundable with purchase.

- *CP/M and TEX are Trademarks of Digital Research.
- ** Prices and Specifications subject to change without notice.
- © 1978, MicroPro International Corporation. All rights reserved.

Dealer Inquiries Invited: Call (Northern California) (707) 544-2865, (415) 398-7062, (209) 445-0511, (408) 279-8980, (916) 485-7619 (Southern California) (213) 224-1619, (714) 634-2908. Outside California Call Collect (707) 544-2865. Principal offices located at 5810 Commerce Blvd., Rohnert Park, CA 94928

Instruction Class	Percent Usage
Loads	23.4
Stores	15.3
Subroutine calls and returns	13.0
Conditional branches	11.0
Unconditional branches and jumps	6.5
Compares and tests	6.2
Increments and decrements	6.1
Clear	4.4
Adds and subtracts	2.8
All others	11.3

Table 1: 6800 instruction types based on static analysis of 25,000 lines of 6800 source code. In static analysis the actual number of occurrences of each instruction is tallied from program listings. In the alternate technique, called dynamic analysis, the number of occurrences of an instruction is tallied while the program is running. An instruction inside a program loop would therefore be counted more than once.

and returns with 13 percent, conditional branches with 11 percent and unconditional jumps and branches with 6.5 percent (see table 1). Neither the arithmetic nor logical instructions had as high a usage as might have been expected. Clearly then, enhancements that would improve the utility and power of the data movements (such as load and stores) would yield the largest return on investment, followed by improvements to subroutine linkage and parameter passing.

Further analysis indicated that the number of load and store index register instructions (16 bits) was too large to be attributable solely to index register manipulation or even to the lack of a second index register. This information, combined with a relatively high ratio between straight adds or subtracts and adds with carry and subtracts with borrow, indicated that quite a few simple 16 bit operations were being performed on existing 6800s.

It was therefore felt the M6809 must support the most common 16 bit operations on the accumulators and index registers.

Perhaps the most interesting data was that which pertained to addressing modes. The six major 6800 addressing modes

Table 2: Size of offsets	Index Offset	Percent Usage
used in 6800 indexed ad- dressing, based on static	0	40.0 53.0
analysis of 25,000 lines of 6800 source code.	32-63 64-255	1.0 6.0

(Direct, Extended, Immediate, Indexed, Relative, Accumulator) had nearly equal usage, which indicated that programmers actually took advantage of the bytes to be saved by direct (page zero) addressing and indexed addressing. Furthermore the offsets for indexed instructions showed that 93 percent of the offsets were either 0 or less than 32 (see table 2).

This information was used to greatly expand the addressing modes (as discussed later) without making the 6800 programs require more code when converted to run on the 6809. Also the number of increment or decrement index register instructions in loops indicated that autoincrementing and autodecrementing would be beneficial. Autodecrementing and autoincrementing are similar to indexing except the index register used is decremented before, or incremented after, the addressing operation takes place.

As all programmers and even architects like ourselves eventually learn, consistent and uniform instruction sets are used more effectively than instruction sets that treat similar resources (IO, registers or data) in dissimilar ways. For example, the least used instructions on the 6800 were those that dealt with the A accumulator in specific ways that did not apply to the B accumulator (eg: ABA: add B to A, CBA: compare B to A). It's not that these instructions are not useful, it's just that programmers will not use inconsistent instructions or addressing modes. Consistency became the battle cry of the M6809 designers!

Customer Inputs

At the completion of the 6800 analysis stage, the first preliminary design specification for the 6809 was generated. This preliminary specification was then taken to about 30 customers who represented a cross section of current 6800 users, as well as some customers and consultants known to be hostile to the 6800. With these customer visits we hoped to resolve two major questions about the 6809's architecture:

- 1) Which architecture was more desirable, 8 bit or 16 bit?
- 2) Did 6809 compatibility with the 6800 need to occur at the object level or at the source level?

Most customers felt that an 8 bit architecture was adequate for their upcoming applications, and they did not want to pay the price penalty for 16 bits as long as the 6809 included the most common 16 bit operations such as add, subtract, load, store, com-

North Star Systems Go To Work

More and more, you see the North Star HORIZON computer at work: in business, research, and education. Its high performance qualifies the HORIZON for demanding professional applications. Over 10,000 users during the past two years have proven that North Star hardware has the reliability for day-in, day-out computing. The HORIZON is now a serious candidate for any small system installation.

SOFTWARE IS THE KEY TO HORIZON MATURITY

North Star BASIC and DOS have been used to develop hundreds of commercial program packages. These packages establish that North Star software has the completeness and convenience necessary for serious program development. Because of the many independent vendors offering software using North Star BASIC and DOS, the HORIZON owner now has the widest selection of software in the microcomputer industry! Software available includes: word processing, general ledger, accounts payable/ receivable, mailing list processing, inventory and income tax preparation. Program development systems such as assemblers, debuggers, editors, PILOT and FORTRAN are also available.

EXPAND YOUR HORIZON

The basic HORIZON computer includes a Z80 microprocessor, 16K bytes of RAM memory, an I/O interface and one Shugart minifloppy disk drive. The HORIZON can be expanded to 60K bytes or more of RAM, three disk

drives, and three I/O interfaces. Performance can be enhanced by the addition of the North Star hardware floating point board. Also, S-100 bus products from other manufacturers may be used to expand the HORIZON.

> For more information, contact your local computer store.



2547 Ninth Street Berkeley, California 94710 (415) 549-0858




Figure 1: 6809 programming model.

pare and multiply. Many were interested, though, in Motorola's advanced 16 bit processor (68000) for future 16 bit applications. From the very inception of the 6809 project it was a requirement that the 6809 would be compatible with the 6800. Whether this compatibility needed to occur at the object code level or at the assembly language (source code) level was a question we felt our customers should help us answer. Virtually every customer indicated that source compatibility was sufficient because they would not try to use 6800 read only memories in 6809 systems. Most customers indicated that they would take advantage of the 6800 compatibility in order to initially convert running 6800 programs into running 6809 programs, and then modify the 6809 code to take advantage of the 6809's features.

The decision not to be object code compatible was an easy one for us since it meant that we could remap the 6800 op codes in a manner guaranteed to produce more byte efficient and faster 6809 programs. The remapping of op codes was greatly affected by the 6800 data analyses. Some low occurrence 6800 instructions were combined into consistent 2 byte instructions, allowing the more useful instructions to take fewer bytes and execute faster. Also, some 6800 instructions were eliminated completely in favor of 2 instruction sequences. These sequences are generated automatically by our 6809 assembler when the 6800 mnemonic is recognized. This remapping in favor of more often used functions results in 6809 programs that require only one half to two thirds as much memory as 6800 programs, and run faster.

M6809 Registers

What, then, are the pertinent features that make the 6809 a next generation processor? In the following paragraphs we will attempt to highlight the improvements made to the 6800. The programming model for the 6809 (figure 1) consists of four 8 bit registers and five 16 bit registers.

The A and B accumulators are the same as those of the 6800 except that they can also be catenated into the A:B pair, called the D register, for 16 bit operations.

The condition codes are similar to the 6800, with the inclusion of two new bits. The F bit is the interrupt mask bit for the new fast interrupt. The fast interrupt (FIRQ) only stacks the program counter and condition code register when an interrupt occurs. The interrupt routine is then responsible for stacking any registers it uses. The E bit is set when the registers are stacked during interrupts if the entire register set was saved (as in nonmaskable and maskable interrupts) or cleared if the short register set was saved (for a fast interrupt).

On the 6800, an instruction with direct mode (or page zero) addressing consisted of an op code followed by an 8 bit value that defined the lower eight bits of an address. The upper eight bits were always assumed to be zero. Thus, direct addressing could only address locations in the lowest 256 bytes of memory. The 6809 adds versatility to this addressing mode by defining an 8 bit direct page register that defines the upper eight bits of address for all direct addressing instructions. This allows direct mode addressing to be used throughout the entire address space of the machine. To maintain 6800 compatibility, the direct page register is set to 0 on reset.

Four 16 bit indexable registers are included in the 6809. They are the X, Y, U and S registers. The X register is the familiar 6800 index register, and the S register is the hardware stack pointer. The Y register is a



SCELBI BYTE PRIMER. The ultimate hand-book about microcomputers. Edited by the ex-perts at SCELBI and BYTE. Over 400 pages of solid basic information. Describes what can be done with a microcomputer. How micro-computers work is treated thoroughly. Intro-duces the 6800, 8080 and 280 CPU chip cap-abilities. RAM and ROM memories. Addressing methods. All about building your own micro-computer system. Programs by hand. Monitoring programs. Number conversions. Design your own assembler. Plus much more. A real bargain. JUST \$10.95. Check No. 08 on order coupon.

HARDCORE SOFTWARE UPDATE. Subscribe to this brand new publication. It's published with you in mind — the user of small computer systems. You'll get six idea-packed issues per year. Contents include: Game programs you can use. Improvements for machine language programs. Coverage of high-level data base management system. Valuable tips on getting the most out of your system. And much more! The kind of info you just can't get from the magazines. How much are ideas worth? If they help you to maximize your system they can pay off really big. Hardcore Software Update is a good idea. It costs only \$10 per year You can't best that. Send in your sub-scription now! Check No. 10 on order coupon. HARDCORE SOFTWARE UPDATE. Subscribe

LEARN MICRO-COMPUTERS. A new multimedia information package. Includes text (UNDERSTANDING MICROCOMPUTERS) plus high-quality cassette. For the beginner just plus high-quality cassette. For the beginner just starting in microcomputers. Covers all the basics, quickly, easily and enjoyably. All the fundamentals behind the operation of virtually every microcomputer. Clear. Concise. Tells what to look for in buying a microcomputer. Companion tape includes chapter-by-chapter synopsis of the book. Key review questions. Re-ferences to page numbers for further review. A great new idea for self study. ONLY \$14.95. Check No. 06 on the order coupon.

UNDERSTANDING MICROCOMPUTERS. Ac-cepted as the standard for the neophyte. 300-page no-nonsense easy-reading text. In-cludes simple-to-use glossary of key micro-computer words. Gives extra knowledge for reading and understanding computer magazines and manufacturer's literature. Contents in-cludes instructions for microcomputers. Ma-chine language programming. High level lan-guage. Input/output devices. System con-siderations. Illustrates basic instructions from almost every class of microprocessor. Gives an introduction to BASIC. JUST \$9.95. Check No. 07 on the order coupon. Check No. 07 on the order coupon.

TAKE MY COMPUTER . . . PLEASE! An uproariously funny full length book about the true-to-life misadventures of the author (Steve Ciarcia) and his computer's inability to co-operate. Page after page of nonsense, jollies and even illustrations to bring the stories to life. Read his attempt to beat the Jai-Alai system. Or, how he attempts a siock market killing but logs the wrong info into his broker's computer. What happens when Steve sets up a computer-ized speed trap? Hardcover. JUST \$5.95. Check No. 09 on the order coupon.

PIMS — PERSONAL INFORMATION MAN-AGEMENT SYSTEM. Unleash the power of a microcomputer for your personal benefit. Use this data-base management system as an alterna-tive to programming. All in one neatly bound volume: The microcomputer and its potential for personal use. Ways in which your micro-computer can be helpful in everyday life and serving basic personal needs. PIMS program listing and flowchart. 15 sample ways in which PIMS can work to your personal advantage. Written in BASIC language. Ready to use! ONLY \$9.95. Check No. 05 on order coupon.

SCELBI'S 8080 GALAXY GAME. Here's your SCELBI'S 8080 GALAXY GAME. Here's your chance to match wits against the logic of your 8080. Search and destroy a random number of alien ships. But don't run out of time, out of fuel, out of ammunition or out of the galaxy. Plan your missions through 64 quadrants sub-divided into 64 sectors. Listing uses manu-facturer's recommended mnemonics. Manual in-cludes assembled source listing in hexadecimal notation. Octal dump also provided. Resides in just 4K of memory. Includes flow charts, illus-trations and lots more. ONLY \$9.95. Check No. 04 on the order coupon. No. 04 on the order coupon.

Z80 INSTRUCTION HANDBOOK, Your com-230 INSTRUCTION HANDBOOK. Four com-plete guide to the powerful Z80 instruction set. This handy, compact reference provides a clear explanation. It's an ever ready instant reference that can be carried in your pocket. Explains the that can be carried in your pocket. Explains the instruction set in meticulous detail, Industry standard mnemonics are used throughout. Machine codes are presented in both octal and hexadecimal format. A convenient index lists all instructions alphabetically along with machine codes and timing information. A practical guide for the novice, Intermediate or advanced programmer. ONLY \$4.95. Check No. 03 on the order coupon.

SCELBI'S SOFTWARE GOURMET GUIDES AND COOKBOOKS. For the 8080 or 6800. Now you can cook up mouthwatering programs. Delectable "how to" facts include 8080 or 6800 instruction sets. How to manipulate stacks. Flow charts. Source listings. General purpose routines for multiple precision opera-tion. Programming time delays for real time. And much, much more. Includes floating point arithmetic routines. ONLY \$10.95. Check No. 01 on the order coupon for the 8080 Cook-book. Check No. 02 for the 6800 Cookbook.

See these publications at your favorite com-puter/electronics dealer, or order direct.

IMPORTANT ORDERING INFO! Include 75¢ postage/handling for each item to be delivered by U.S. Mail book rate, or \$2 for each item to be shipped via First Class or UPS. Hardcore Software Update subscription includes postage; extra payment is not necessary. Prices shown are for North American customers. Master Charge, VISA, Postal and Bank Money Orders preferred. Personal checks delay shipping up to 4 weeks.

	P:0	D. Box *	BI Pu 133 PP	STN, M	lilfo
		or VISA aco		nt (memorie)	. with
No. 01	ONo. 02	No. 03	No. 04	🖾 No. 05	

-	-	Rea Ber			IN III	Gatio	10	
P.	0.	Box	133	PP	STN.	Milford.	CT	06460

(203) 874-1573

ase send the books indicated below. A	Ay payment (including shipping/handling charges) is enclosed, or better yat, please
irge my Master Charge or VISA account	11.

one

No. 01 No. 02 No. 03	No. 04 No. 05 No. 06	No. 07 No. 08 No. 09 No. 10
Name (please print)	4	1
Card No.	Benk No	Exp
Address		
City and State		210
Signature		

			Nonindirect			Indirect				
Туре	Forms	Source	Post Byte	+ ~	+ #	Source	Post Byte	+ ~	+ #	
Constant offset from R	no offset 5 bit offset 8 bit offset 16 bit offset	,R n,R n,R n,R	1RR00100 0RRnnnn 1RR01000 1RR01001	0 1 1 4	0 0 1 2	(,R) (n,R] [n,R]	1RR10100 defaults to 8-bit 1RR11000 1RR11001	3 4 7	0 1 2	
Accumulator offset from R B register offset D register offset		A,R B,R D,R	1RR00110 1RR00101 1RR01011	1 1 4	0 0 0	[A,R] [B,R] [D,R]	1RR10110 1RR10101 1RR11011	4 4 7	0000	
Autoincrement/ -decrement R decrement by 1 increment by 2 decrement by 1 decrement by 2		,R+ ,R++ ,-R ,R	1RR00000 1RR00001 1RR00010 1RR00011	2323	0 0 0	[,R++] [,	not allowed 1RR10001 not allowed 1RR10011	6 6	0	
Constant offset from program counter	8 bit offset 16 bit offset	n, PCR n, PCR	1XX01100 1XX01101	1 5	12	[n, PCR] [n, PCR]		4	1 2	
Extended		use nonindexed			[n]	10011111	5	2		

Table 3: Indexed addressing modes. All instructions with indexed addressing have a base size and number of cycles. The \pm and \pm columns indicate the number of additional cycles and bytes for the particular variation. The post byte op code is the byte that immediately follows the normal op code.

second index register; the U register is the user stack pointer. All four registers can be used in all indexing operations and the U and S registers are also stack pointers. The S register is used during interrupts and subroutine calls by the hardware to stack return addresses and machine state.

The last 16 bit register is the program counter. In certain 6809 addressing modes, the program counter can also be used as an index register to achieve position independent code.

Addressing Modes

It was our opinion that the best way to improve an existing architecture and maintain source compatibility was to add powerful addressing modes. In our view, the 6809 has the most powerful addressing modes available on any microprocessor. Powerful addressing modes helped us achieve our goals of position independence, reentrancy, recursion, consistency and easy implementation of block structured high level languages.

All the 6800 addressing modes (Immediate, Extended, Direct, Indexed, Accumulator, Relative and Inherent) are supported on the 6809 with the direct mode of addressing made more useful by the inclusion of the direct page register (DPR).

The direct page register usage and direct addressing need some explanation, since they can be very effective when used correctly. For example, since global variables are referenced frequently in high level language execution, the direct page register can be used to point to a page containing the global variables while the stack contains the local variables, which are also referenced frequently. This creates very efficient code which is safe since the compiler keeps track of the direct page register. The direct page register can also be used effectively and safely in a multitasking environment where the real time operating system allocates a difference base page for each task.

On the other hand, it would be quite dangerous to indiscriminately reallocate the direct page register frequently, such as within subroutines or loops, since it might become very easy to lose track of the current direct page register value. Therefore, even though the direct page register is unstructured, we included it because, when used correctly, the byte savings are significant. Also, to make direct addressing more useful, the read modify write instructions on the 6809 now have all memory addressing modes: Direct, Extended and Indexed.

The major improvements in the 6809's addressing modes were made by greatly expanding the indexed addressing modes as well as making all indexable instructions applicable to the X, Y, U and S registers (see table 3).

Indexed addressing with an offset is familiar to 6800 users, but the 6809 allows the offset to be any of four possible lengths: 0, 5, 8 or 16 bits, and the offsets are signed two's complement values. This allows greater flexibility in addressing while achieving maximum byte efficiency. The inclusion of the 16 bit offset allows the role of index register and offset to be reversed if desired. A further enhancement allows all of the above modes

FULL SIZE FLOPPY DISK \$995 COMPLETE

DISCUS 1TH full-size floppy disk system is an overnight success...because it's delivered so complete you can have it running in a single evening. For just \$995, it's a complete memory system. Complete with all hardware and software. Completely assembled. Completely interfaced. And tested as a complete system.

And you can not only solve your memory shortage faster, you can solve it longer...because DISCUS I^{TM} is a fullsize floppy system with 3 times the storage and 5 times the speed of minifloppies.

Your \$995 DISCUS I[™] system includes a Shugart 800R full-size drive with power supply in a handsome freestanding cabinet, our 8-drive capacity S-100 controller with on-board buffer and serial interface, all cables and connectors, and all the software you need. Your software library includes DOS, text editor, 8080 assembler (all integrated in DISK/ATETM); our BASIC-VTM advanced virtual disk BASIC able to handle a wide variety of data formats and address up to 2 megabytes; and patches for CP/M*. And it's all interfaced to your controller's serial I/O port to avoid I/O guesswork.

> And it's all yours for \$995. We even offer CP/M for just \$70, Micro-Soft Extended Disk Basic for just \$199 and Micro-Soft Fortran for just \$349 as nice options to add to your library. No wonder it's an overnight success! See DISCUS I[™] today at your local computer shop. Or if unavailable locally, send your check or money order direct to Thinker Toys[™] (add \$7 for handling; California residents add tax.) Or call (415) 524-2101, 10-5 Pacific Time.

A product of Morrow's Micro-Stuff for Circle 255 on inquiry card.



20

inker lovs

The Disk Jockey"

ACIEY

DEDISC BYPASS CARS 9

OF 600,000

10

*CP M is a trademark of Digital Research.

BM

1201 10th Street Berkeley, CA 94710

00001 00003 00004						NAM OPT	AUTOEX LLEN=80	
00004					*******	******	********	*******
00006					* COMP	ARE ST	RINGS SUB	3
00007 00008 00009 00010 00011 00012 00013 00013 00014 00015 00016					 FIND X-REC Y-REC BYTE A CON EXIT, OF TH 	GISTER I GISTER. CONTA VTAINS Y CONT IE MATO	IN A TEXT THE BUFF INING A NI THE LENG AINS THE CHED STRI	TRING POINTED TO BY THE BUFFER POINTED TO BY THE ER IS TERMINATED BY A EGATIVE VALUE. ON ENTRY TH OF THE INPUT STRING. ON POINTER TO THE START NG + 1 IFF Z IS SET. IFF Z STRING WAS NOT FOUND.
00017 00018 00019 00020					* ENTR * X * Y * A	POINTS POINTS LENGTH	TO INPUT S TO TEXT B OF INPUT	BUFFER
00021 00022 00023 00024 00025 00026					* IFF * XI	Z=1 TH	IEN NO MA ROYED	ITS TO MATCHED STRING + 1 TCH
00027					*******	******	********	********
00028	0100				*	ORG	\$100	
00030	0100 0102	E6 2A	A0 01	6 3 5	CMPSTR	LDB BPL	,Y+ CMP1	GET BUFFER CHARACTER BRANCH IF NOT AT BUFFER END
00033	0104 0105 0107	39 E1 26	84 F7	43	CMP1	RTS CMPB BNE	,X CMPSTR	NO MATCH, Z=0 COMPARE TO FIRST STRING CHAR. BRANCH ON NO COMPARE
00035	0109	34	32	9	* SAVE ST	FATE SO PSHS	SEARCH C	CAN BE RESUMED IF IT FAILS
00037 00038 00039 00040 00041 00042	010B 010D 010E 0110 0112	30 4A 27 E6 28 E1 27	01 0C A0 08 80 F5	5236363	CMP2		CMPOUT ,Y+ CMPOUT ,X+ CMP2	POINT X TO NEXT CHAR ALL CHARS COMPARE? IF SO, IT'S A MATCH, Z=1 GET NEXT BUFFER CHAR. BRANCH IF BUFFER END, Z=0 DOES IT MATCH STRING CHAR? BRANCH IF SO
00044 00045 00046	0118 011A	35 20 35	32 E4	9 3 11	CMPOUT	PULS BRA PULS	A,X,Y CMPSTR	SEARCH FAILED, RESTART SEARCH FIX STACK, RETURN WITH Z
00047 00048			0000		•	END		

Listing 1: 6809 autoincrementing example. This subroutine searches a text buffer for the occurrence of an Input string. In autoincrement mode, the value pointed to by the index register is used as the effective address and the index register is then incremented.

to include an additional level of indirection. Even extended addressing can be indirected (as a special indexed addressing mode). Since either stack pointer can be specified as a base address in indexed addressing, the indirect mode allows addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can then reference the data pointed to with one instruction. This increases the efficiency of high level language calls that pass arguments by reference.

M6800 data indicated that quite often the index register was being used in a loop and incremented or decremented each time. This moved the pointer through tables or was used to move data from one area of memory to another (block moves). Therefore, we implemented autoincrement and autodecrement indexed addressing in the M6809. In autoincrement mode the value pointed to by the index register is used as the effective address, and then the index register is incremented. Autodecrement is similar except that the index register is first decremented and then used to obtain the effective address. Listing 1 is an example of a subroutine that searches a text buffer for the occurrence of an input string. It makes heavy use of autoincrementing.

Since the 6809 supports 8 and 16 bit operations, the size of the increment or decrement can be selected by the programmer to be 1 or 2. The post increment, predecrement nature of this addressing mode makes it equivalent in operation to a push and pull from a stack. This allows the X and Y registers to also be used as software stack pointers if the programmer needs more than two stacks. All indexed addressing modes can also contain an extra level of post indirection. Autoincrement and autodecrement are more versatile than the block moves and string commands available on other processors.

Quite often the programmer needs to

Color. VP-590 add-on Color Board allows program control of 8 brilliant colors for graphics, color games. Plus 4 selectable background colors. Includes sockets for 2 auxiliary keypads (VP-580). \$69:

> Sound. VP-595 Simple Sound Board provides 256 tone frequencies. Great for supplementing graphics with sound effects or music. Set tone and duration with easy instructions. \$24.

Music. VP-550 Super Sound Board turns your VIP into a music synthesizer. 2 sound channels. Program control of frequency, time and amplitude envelope (voice) independently in each channel. Program directly from sheet music! Sync provision for controlling multiple VIPs, multitrack recording or other synthesizers. \$49:

> Memory. VP-570 RAM Expansion Board adds 4K bytes of memory. Jumper locates RAM in any 4K block of up to 32K of memory. On-board memory protects switch. \$95.*

EPROM Programmer. VP-565 EPROM Programmer Board comes complete with software to program, copy and verify 5-volt 2716 EPROMs—comparable to units costing much more than the VP-565 and VIP put together! Programming voltages generated on board. ZIF PROM socket included. \$99:

EPROM Interface. VP-560 EPROM Interface Board locates two 5-volt 2716 EPROMs (4K bytes total) anywhere in 32K of memory. VIP RAM can be re-allocated. \$34.*

ASCII Keyboard** Fully encoded, 128-character ASCII encoded alpha-numeric keyboard. 58 light touch keys including 2 user defined keys! Selectable upper and lower case. Handsomely styled. Under \$50*



Tiny BASIC:* VP-700 Expanded Tiny BASIC Board puts this high-level language on your VIP. BASIC stored in 4K of ROM. Ready for immediate use—no loading necessary. This expanded BASIC includes the standard Tiny BASIC commands plus 12 additional—including color and sound control! Requires external ASCI! encoded alpha-numeric keyboard. \$39*


Auxiliary Keypads. Program your VIP for 2-player interaction games! 16-key keypad VP-580 with cable (\$15*) connects to sockets provided on VP-590 Color Board or VP 585 Keyboard Interface Card (\$10*).

COSMAC VIP lets you add computer power a board at a time.

With these new easy-tobuy options, the versatile RCA COSMAC VIP (CDP18S711) means even more excitement. More challenges in graphics, games and control functions. For everyone, from youngster to serious hobbyist. And the basic VIP com-

puter system starts at just \$249* assembled and ready to operate.

Simple but powerful—not just a toy. Built around an RCA COSMAC microprocessor, the VIP includes 2K of RAM. ROM monitor. Audio tone with a built-in speaker. Plus 8-bit input and 8-bit output port to interface relays, sensors or other peripherals. It's



easy to program and operate. Powerful CHIP-8 interpretive language gets you into programming the first evening. Complete documentation provided.

Take the first step now. Check your local computer store or electronics parts house. Or contact

RCA VIP Marketing, New Holland Avenue, Lancaster, PA 17604. Phone (717) 291-5848. "Suggested retail price. CDP18S711 does not include video monitor or cassettle recorder. "Available 1st Quarter, 1979.

The fun way into computers.



calculate the offset used by an indexed instruction during program execution, so we included an index mode that allows the A, B, or D accumulator to be used as an offset to any indexable register. For example, consider fetching a 16 bit value from a twodimensional array called CAT with dimensions: CAT (100,30). Listing 2 shows the 6809 code to accomplish this fetch. These addressing modes can also be indirected. Implementation of position independent code was one of the highest priority design code. The 6800 had limited participaninde

goals. The 6800 had limited position independent code capabilities for small programs, but we felt the 6809 must make this type of code so easy to write that most programmers would make all their programs position inde-

00010	0100				ORG	\$100
00011	0100	108E	1000	4	LDY	#CAT LOAD BASE ADDRESS OF ARRAY
00012	0104	96	32	4	LDA	SUB1 GET FIRST SUBSCRIPT
00013	0106	C6	64	2	LDB	#100 MULTIPLY BY FIRST DIMENSION
00014	0108	3D		11	MUL	
00015	0109	D3	33	6	ADDD	SUB2 ADD SECOND SUBSCRIPT
00016	010B	EC	AB	9	LDD	D,Y FETCH VALUE

Listing 2: Array subscript calculations. This 6809 program fetches a 16 bit value from a two-dimensional array called CAT, with dimensions: CAT (100,30).



pendent. To do this, an additional long relative (16 bit offset) branch mode was added to all 6800 branches as well as adding program relative addressing. Program relative addressing uses the program counter much as indexing uses one of the indexable registers. This allows all instructions that reference memory to reference data relative to the current program counter (which is inherently position independent). Of course, program relative addressing can be indirected.

The addressing modes of the 6809 have created a processor that has been termed a "programmer's dream machine." To date all the benchmarks we have written for the 6809 are position independent, modular, reentrant and much smaller than comparable programs on other microprocessors. It is easier to write good programs on the 6809 than bad ones!

New or Innovative Instructions

The 6809 does not contain dozens of new innovative instructions, and we planned it that way. What we wanted to do was clean up the 6800 instruction set and make it more consistent and versatile. We do not feel a processor with 500 different assembler mnemonics for instructions is better than one with 59 powerful instructions that operate on different data in the same manner. For example, the 6809 contains a transfer instruction of the form TFR R1, R2 that allows transfer of any like-sized registers. There are 42 such valid combinations on the 6809, and clearly one TFR instruction is easier to remember than 42 mnemonics of the form: TAB, TBA, TAP, TXY, etc. Also an exchange instruction (EXG) exists that has identical syntax to the TFR instruction and has 21 valid forms. In the time it took to read three sentences you just learned 63 new 6809 instructions! As another example, we combined the numerous instructions that set and cleared condition code bits on the 6800 into two 6809 instructions that AND or OR immediate data into the condition code register.

Other significant new instructions include the new 16 bit operations. The D register can be loaded, stored, added to, subtracted from, compared, transferred, exchanged, pushed and pulled. All the indexable registers (16 bits) can be loaded, stored and compared. The load effective address instruction can also be used to perform 8 or 16 bit arithmetic on the indexable registers as described later.

Two significant new instructions are the multiple push and multiple pull instructions on the 6809. With one 2 byte instruction, any register or *set* of registers can be pushed

Circle 38 on inquiry card.






Figure 2: 6809 push/pull and interrupt stacking order.

or pulled from either stack. These instructions greatly decrease the overhead associated with subroutine calls in both assembly and high level language programs. In conjunction with instructions using autoincrement and autodecrement, the 6809 can efficiently emulate a stack computer architecture, which means it should be efficient for Pascal p-code interpreters and the like.

The order in which the registers are pushed or pulled from the stacks is given in figure 2. Note that not all registers need to be pushed or pulled, but that the order is retained if a subset is pushed. This stacking order is also identical to the order used by all hardware and software interrupts.

One new instruction in the 6809 is a sleeper. The load effective address to indexable register (LEA) instruction calculates the effective address from the indexed addressing mode and deposits that address in an indexable register, rather than loading the data pointed to by the effective address, as in a normal load. This instruction was originally created because we wanted a way to let the addressing mode hardware already present in the processor calculate the address of a data object so that it could be passed to a subroutine. After the index addressing modes were completed it was realized the LEA instruction had many more uses, and, once again, allowed us to combine other instructions into one powerful instruction. For example, to add the D accumulator to the Y index register, the instruction is: LEAY D, Y; to add 500 to the U register: LEAU 500, U; and to add 5 to the value in the S register and transfer the sum to the U register: LEAU 5, S.

In writing position independent read only memory programs it is sometimes necessary to reference data in a table within the same read only memory. This is generally a tedious process even in computers that claim to support position independent code because the register that points to the table must eventually contain an absolute address. The LEA instruction, in conjunction with program counter relative addressing, makes this possible with one instruction on the 6809. For example, to put the address of a table DG located in a relative read only memory into indexable register U: LEAU DG, PCR; or, to find out where a position independent read only memory is located: LEAY *, PCR (or TFR PC, Y). Our benchmarks show the LEA to be the most used new 6809 instruction by far.

An unsigned 8 bit by 8 bit to 16 bit multiply was provided for the 6809. The A accumulator contains one argument and the B the other. The result is put back onto the A:B (D) accumulator. A multiply was added because multiplies are used for calculating array subscripts, interpolating values and shifting, as well as for more conventional arithmetic calculations. An unsigned multiply was selected because it can be used to form multiprecision multiplies.

Another facet of good programming practice that we wanted to encourage was the use of operating system calls or software interrupts (SWI). The 6800 SWI has been effectively used by 6800 support software for breakpoints and disk operating system calls. That's nice, but unfortunately there was only one software interrupt, and since Motorola's software used that one, the customer found it difficult to share. The 6809 provides three software interrupts, one of which Motorola promises never to use. It is available for user systems.

One new instruction on the 6809, SYNC, allows external hardware to be synchronized to the software by using one of the interrupt lines. Using this instruction, very tight, fast instruction sequences can be created when it is necessary to process data from very fast input and output devices. Listing 3 gives an example of the use of SYNC. It is assumed that the A side of the peripheral

Some of our latest developments include:

MACRO-80 PACKAGE Our relocatable assem bler now has a complete MACRO facility including IRP, IRPC. REPEAT, local variables and EXITM Listing control and conditional assembly have been greatly enhanced Another plus – the assembler is now twice as fast as previous versions The MACRO-80 Package, including Microsoft's Linking Loader and Cross Reference Program, may now be purchased separately from FORTRAN-80. Single copy \$200 Manual \$15 (MACRO-80 is included in FORTRAN-80, Version 3.1)

MBASIC - NEW RELEASE The new version 5.0 MBASIC includes long variable names, variable length records, dynamic string space allocation, WHILE/WEND, protected files, and chaining with COM-MON Version 50 is fully ANSI compatible. Our MBASIC documentation has been completely rewritten and is significantly improved Single copy \$350 Manual: \$20.

EDIT-80 PACKAGE (CP/M version only) The fastest text editor on the market No more searching through tiles or cryptic commands. This random occess, line-oriented editor is similar to those used on large computers like the PDP-10 Also includes FILCOM, the file compare utility, which allows comparison of source and binary files Single copy \$120 Manual \$10

ANSI '74 COBOL-80 is now available with fully tested ISAM, improved interactive ACCEPT/DISPLAY, COPY and EXTEND Single copy \$750. Manual. \$20

PREVIEW OF UPCOMING PRODUCTS An 8080/Z-80 BASIC compiler supporting the same features as our interpreter, the long-awaited 8080/Z-80 APL interpreter and a complete set of systems software products for both the 8086 and Z8000

All software available at single-copy prices or OEM/ Dealer agreement prices

Only one company sets the pace with software for microprocessors.

THAT'S MICROSOFT.

Whether it's BASIC, FORTRAN, or COBOL, the largest-selling microcomputer systems use software by Microsoft:

> Radio Shack, Tektronix, NCR. Apple, Commodore, Ontel, Billings, Extensys, Imsai, Ohio Scientific Cromemco, ADDS, Zilog, Mostek, National, Rockwell and many others

> > And at Microsoft new things are happening all the time.

After Jan 1, 1979, please note our new address:

MICROSOFI 10800 NE Eighth, Suite 819 Bellevue, Washington 98004 206-455-8080


R

80000	0100					ORG	\$100	
00009	0100	B6	F002	5		LDA	PIABC	LOAD PIA CONTROL REG SIDE B
00010	0103	84	F7	2		ANDA	#\$F7	TURN OFF B-SIDE INTERRUPTS
00011	0105	B7	F002	5		STA	PIABC	
00012	0108	8E	3000	3		LDX	#BUFFER	GET POINTER TO BUFFER
00013	010B	C6	80	2		LDB	#128	GET SIZE OF TRANSFER
00014	010D	1A	50	3		ORCC	#\$50	DISABLE INTERRUPTS
00015					* WAIT		NY INTERRI	UPT LINE TO GO LOW
00016	010F	13		2	LOOP	SYNC		SYNCHRONIZE WITH I/O
00017	0110	B6	F000	5		LDA	PIAAD	LOAD A-SIDE DATA; CLEAR INTERRU
00018	0113	A7	80	6		STA	,X+	STORE IN BUFFER
00019	0115	5A		2		DECB		DONE?
00020	0116	26	F7	3		BNE	LOOP	BRANCH IF NOT
00021	0118	86	F002	5		LDA	PIABC	TURN B-SIDE INTERRUPTS BACK ON
00022	011B	8A	08	2		ORA	#\$08	
00023	011D	B 7	F002	5		STA	PIABC	

Listing 3: Hardware process synchronization using SYNC, a new instruction in the 6809 processor that allows external hardware to be synchronized to the software by using one of the interrupt lines. Very fast instruction sequences can be created using SYNC when it is necessary to process data from very fast input and output devices.

interface adaptor (PIA) is connected to a high speed device that transfers 128 bytes of data to a memory buffer. When the device is ready to send a piece of data, it generates a fast interrupt (FIRQ) from the A side of the peripheral interface adaptor. Program lines 12 and 13 set up the transfer; lines 16 through 20 are the synchronization loop. On each pass through the loop, the program waits at the SYNC instruction until any interrupt line is pulled low. When the interrupt line goes low, the processor executes the next instruction. In order to use SYNC, all other devices tied to any of the interrupt lines must be disabled. For this example it was assumed that the B side of the peripheral interface adaptor also had interrupts enabled; program lines 9 through 11 disable the interrupt and lines 21 through 23 reenable it. Line 14 is included to keep the interrupt by the A side of the peripheral interface adaptor from going to the interrupt routine. Note that interrupts do not need to be enabled for SYNC to work, and in fact are normally disabled.

Another improvement to the instruction set was brought about by inclusion of the



hardware signal BUSY. BUSY is high during read/modify/write types of instructions to indicate to shared memory multiprocessors that an indivisable operation is in progress. As shown in figure 3 this fact can be used to turn existing instructions into the LOCK and UNLOCK necessary for mutual exclusion of critical sections of the program, or for allocation of resources.


And lastly, never let it be said the 6809 has no SEX appeal—sign extend, that is. The SEX instruction takes an 8 bit two's complement value in the B accumulator and converts it to a 16 bit two's complement value in the D accumulator by extending the most significant bit (sign bit) of B into A.

Table 4 is a convenient way to look at all the instructions available on the 6809. The notation first page/second page/third page has the following meaning: first page op codes have only one byte of op code. For example: load A immediate has an op code of hexadecimal 86. All second page op codes are preceded by a page op code of hexadecimal 10. For example, the op code for CMPD immediate is hexadecimal 1083 (two bytes). Similarly third page op codes are preceded by a hexadecimal 11. A CMPU immediate is 1183. Some instructions are given two mnemonics as a programmer convenience. For example, ASL and LSL are equivalent. Notice that the long branch op codes LBRA and LBSR were brought onto the first page for increased code efficiency.

Stacks

As mentioned previously, the 6809 has many features that support stack usage. Most modern block structured high level languages make extensive use of stacks. Even though stacks are useful in the typical

Figure 3: The ASR (arithmetic shift right) instruction is used as a "test and clear" and ST (store) is used for "unbusy." These primitive operations are used for implementing critical section exclusion on the 6809.



For Homeowners, Businessmen, Engineers, Hobbyists, Doctors, Lawyers, Men and Women

We have been in business for over nine years building a reputation for providing a quality product at nominal prices - NOT what the traffic will bear. Our software is:

- Versatile as most programs allow for multiple modes of operation.
- Tutorial as each program is self prompting and leads you through the program (most have very detailed instructions contained right in their source code).
- Comprehensive as an example our PSD program not only computes Power Spectral Densities but also includes FFTs, inverse-transforms, Windowing, Sliding Windows, simultaneous FFT's variable data sizes, etc. and as a last word our software is:
- Readable as all of our programs are reproduced full size for ease in reading.
- Virtually Machine Independent these programs are written in a subset of Dartmouth Basic but are not oriented for any one particular system. Just in case your Basic might not use one of our functions we have included an appendix in Volume V which gives conversion algorithms for 19 different Basic's; that's right, just look it up and make the substitution for your particular version. If you would like to convert your favorite program into Fortran or APL or any other language, the appendix in Volume II will define the statements and their parameters as used in our programs.

Over 85% of our programs in the first five volumes will execute in most 8K Basic's with 16K of free user RAM. If you only have 4K Basic, because of its lack of string functions only about 60% of our programs in Volumes I through V would be useable, however they should execute in only 8K of user RAM.

For those that have specific needs, we can tailor any of our programs for you or we can write one to fit your specific needs.

	V	ol. II	Vol. III	Vol. IV	Vol. V	Vol. VI			
Sames & Animals Four Matronaul Matronaul Matronaul Matronaul Matronaul Matronaul Caps Chaps Chaps Color Matronaul Ma	Binomial ChI-Sq. Coeff Confidence 1 Confidence 2 Correlations Curve Differences Dual Piot Exp-Distri Least Squares Paired Piot Piot Piot	ol. II Beam Conv Fitter Fit Integration 1 Integration 2 Intensity Lola Macro Max. Min. Navaid Optical Planet PSD Rand 1 Rand 2 Solve Sphere Itan Stars Track Tidangle Variable Variable	Vol. III Billing Inventory Payroll Risk Schedule 2 Shipping Stocks Switch	Vol. IV Bingo Bonds Buil Enterprise Football Funds 1 Funds 2 Go-Moku Jack Lifte Loans Mazes Poker Popul Profits Qubic Rates Retire Savings SBA Tic-Tac-Toe	Andy Cap Baseball Compare Confid 10 Descrip Differ Engine Fourier Horse Integers Logic Playboy Primes Probal Guadrac Red Baron Regression 2 Road Runner Roulette Santa Start 10 Start 11 Steel Top Vary	Ledger Vol. VII Chess Medbil Wdproc Utility Vol. VIII 1040-Tax Balance	financial Designe faify co unique c oppone For Doct patient t maintain Wordpro etc. Write to final c Disk utilit Taxpaye standard Reconci	I reports, includes rou R, A/P d to challenge the armprehensive. Great h opportunity for beginn rd. ors and Dentists alike, billing of a potient histor wessing for lawyers, p s, store, and change i opy in a variety of to y program with mem- his return, itemized de- d les bank stotements	tines tor: Pyri, Inx verage player un for all, offens a hers in need of an a complete tiso permits the ry record. ubblishers, writters, from rough draft mrafs. ory testing.
Noel Noel Nude Peace Policeman Santa's Steigh					APPENDIX B	Inst t o 78 Deprec 2	Compute cars, box	es real cost on bank f ats, etc.	
Snoopy Virgin						APPENDIX		RITE PROGRAM CONV	ERSIONS
Math/Engl Plotting/Sto	neering Billing	anced Business	Vol. IV — \$9.95 General Purpose					Vol. VII — \$39.95 Professional Programs	Vol. VIII - \$19.95 Homeowner's Programs
	Sames & totures valimals Four valitonaul lagel la Cycle Cannons checkers check	Comes & Binomial Chi-Sq. Coeff unimals Four utironaul agel Correlations Coeff Confidence 1 Confidence 2 Correlations Coeff Correlations Correlations Dual Plot Correlations Dual Plot Palred Least Squares Solf Palred Up Plot Ine Up Plot Ine Up Plot Plot Plot Plot Plot Plot Plot Plot Plot Stat Correlations Solf Plot Plot Stat Correlations	Sames & Binomial Beam fatures Chi-Sq. Conv Coeff Filter stronaul Confidence 1 Filter integration 1 agel Correlations Integration 1 integration 2 integration 2 inte	Sames & Intras Binomial Chi-Sa, Coeff Beam Filter Billing Inventory value Coeff Filter Payroll value Coeff Filter Payroll value Confidence 1 Filter Payroll value Confidence 2 Integration 1 Schedule 2 value Contelations Integration 2 Shipping value Contelations Integration 2 Stipping value Contelations Integration 2 Stipping value Contelations Max.Min. Stocks value Paired Optical Switch value Paired Optical Switch value Paired Optical Switch value Stat Sphere Itian Stat value Stat Sphere Itian Stat value Stat Solve Solve ank Stat Solve Solve ank Stat Value Value value Value Yange Value value Value Value Value value Value Yange Value value Value Value	Sames & Inchures Binomial Beam Billing Bingo Sames & Internes Ch-Sq. Conv Inventory Bonds Nimals Four Coeff Filter Payroll Buill vinadis Four Confidence 1 Filt Risk Enterprise agel Confidence 2 Integration 1 Schedule 2 Football agel Confidence 2 Integration 2 Stilpping Funds 1 ido Cyctle Curve Integration 2 Stocks Funds 1 ido Cyctle Curve Max. Min. Uack Jack ine Up Plotpts PSD Popul Poter ine Up Plotpts PSD Popul Refire only Poti Planet Poter Refire only Potiphis PSD Popul Refire only Potiphis Stars Savings Sungs integration Stars Savings Savings	Sames & Ichures Binomial Chi-Sq. Beam Conv Filter Builing Inventory Filter Bingo Inventory Paynoli Bingo Baseball Andy Cap Baseball unimals Four variances Confidence 1 Filter Filter Paynoli Buil Compare Confidence 1 Buil Compare Confidence 2 Confidence 1 Filter Risk Enterprise Confid 10 agel Confidence 2 Integration 1 Schedule 2 Schedule 2 Enterprise Confid 10 agel Correiations Integration 2 Stocks Funds 2 Engine bio Cycie Curve Integration 2 Switch Go-Moku Fourier bio Cycie Curve Integration 2 Switch Go-Moku Fourier checkers Dual Plot Macro Jack Horse Integration 2 confid 11 Least Squares Navald Loans Logic Poter udy Plot Planet Poker Poter Primes only Potopts PSD Popul Poter Primes oudy Plot phis Pool Popul Pobls Quadrac cons Stoff 2 Sphere Intan Retrie Road Runner collette	Sames & Intrains Binomial Chi-Sq. Beam Convert Filter Billing Payroll Bingo Inventory Bingo Baseball Andy Cap Baseball Ledger virimals Four virimals Four trainagel Confidence 1 Filter Payroll Buil Compare Confidence 2 Undence 1 Filter Payroll Buil Compare Confidence 2 Vol. VII agel Confidence 2 Integration 1 Schedule 2 Football Descrip Vol. VII agel Confidence 2 Integration 2 Stipping Funds 1 Differences Chess bio Cycie Curve Integration 2 Stocks Funds 2 Engine Caps Exp-Distin Max.Min. Uhe Integration 2 Medbil vol Paired Optical Macro Macro Macro Wdproc ank Stat 2 Sphere Itan Rates Regression 2 Wdproc Rotice Red Baron Wdproc ank Stat 2 Sphere Itan Rates Sarta 1 Solve Stat 10 1040-fax <tr< td=""><td>Sames & Indures Binomial Chirsa, Coeff Beam Filter Billing Inventory Inventory Bonds Bingo Andy Cap Bonds Ledger Maintair financia Dept A/ vnimals Four vnimals Four confidence 1 Confidence 1 Filter Payroll Bingo Andy Cap Bonds Baseball Confid 10 Dept A/ vnimals Four vnimals Four vnimals Four connons Confidence 1 Filter Payroll Bingo Andy Cap Bonds Baseball Descrip Vol. VII agel Confidence 2 Filter Payroll Risk Enterprise Confid 10 Descrip Vol. VII Descrip Chirse Descrip Confid 10 Descrip Chirse Descrip Chirse<td>Sames & Ichures Binomial Beam Chiles Billing Const Inventory Bingo Bonds Andy Cap Baseball Ledger Ledger Maintains Company account financial reports includes rou paper A/R, A/R Valuation Confidence 1 Filler Risk Enterprise Confid 10 Vol. VII Confidence 2 Confidence 2 Integration 1 Schedule 2 Football Descrip Confidence 2 Vol. VII Confidence 2 Integration 2 Shipping Stocks Funds 1 Differ Ches Designed to challenge the or unique opportunity for begin opponent. Confidence 3 Integration 2 Switch Go-Moku Home Ches Designed to challenge the or unique oppontunity for begin opponent. Confidence 4 Max. Min. Urb Switch Jone Macket Worder Confidence 5 Prot Max. Min. Urb Logic Medbil For Doctors and Dentists alike patient billing system which c Confidence 1 Patied Optical Max and 2 Quadrac Wolpoc Wordprocessing for lowyers, p etc. Wife, store, and chonge i to final copy in a variety of h store and patient misso</td></td></tr<>	Sames & Indures Binomial Chirsa, Coeff Beam Filter Billing Inventory Inventory Bonds Bingo Andy Cap Bonds Ledger Maintair financia Dept A/ vnimals Four vnimals Four confidence 1 Confidence 1 Filter Payroll Bingo Andy Cap Bonds Baseball Confid 10 Dept A/ vnimals Four vnimals Four vnimals Four connons Confidence 1 Filter Payroll Bingo Andy Cap Bonds Baseball Descrip Vol. VII agel Confidence 2 Filter Payroll Risk Enterprise Confid 10 Descrip Vol. VII Descrip Chirse Descrip Confid 10 Descrip Chirse Descrip Chirse <td>Sames & Ichures Binomial Beam Chiles Billing Const Inventory Bingo Bonds Andy Cap Baseball Ledger Ledger Maintains Company account financial reports includes rou paper A/R, A/R Valuation Confidence 1 Filler Risk Enterprise Confid 10 Vol. VII Confidence 2 Confidence 2 Integration 1 Schedule 2 Football Descrip Confidence 2 Vol. VII Confidence 2 Integration 2 Shipping Stocks Funds 1 Differ Ches Designed to challenge the or unique opportunity for begin opponent. Confidence 3 Integration 2 Switch Go-Moku Home Ches Designed to challenge the or unique oppontunity for begin opponent. Confidence 4 Max. Min. Urb Switch Jone Macket Worder Confidence 5 Prot Max. Min. Urb Logic Medbil For Doctors and Dentists alike patient billing system which c Confidence 1 Patied Optical Max and 2 Quadrac Wolpoc Wordprocessing for lowyers, p etc. Wife, store, and chonge i to final copy in a variety of h store and patient misso</td>	Sames & Ichures Binomial Beam Chiles Billing Const Inventory Bingo Bonds Andy Cap Baseball Ledger Ledger Maintains Company account financial reports includes rou paper A/R, A/R Valuation Confidence 1 Filler Risk Enterprise Confid 10 Vol. VII Confidence 2 Confidence 2 Integration 1 Schedule 2 Football Descrip Confidence 2 Vol. VII Confidence 2 Integration 2 Shipping Stocks Funds 1 Differ Ches Designed to challenge the or unique opportunity for begin opponent. Confidence 3 Integration 2 Switch Go-Moku Home Ches Designed to challenge the or unique oppontunity for begin opponent. Confidence 4 Max. Min. Urb Switch Jone Macket Worder Confidence 5 Prot Max. Min. Urb Logic Medbil For Doctors and Dentists alike patient billing system which c Confidence 1 Patied Optical Max and 2 Quadrac Wolpoc Wordprocessing for lowyers, p etc. Wife, store, and chonge i to final copy in a variety of h store and patient misso

Master Charge and Bank Americard accepted.

Our Software is copyrighted and may not be reproduced or sold.

Add \$150 per volume handling, all domestic stipments sent U.P.S. except Af and PO. Box which go parcel post. Foreign orders add \$8.00/volume for air shipment and make payable in U.S. dollars only. 10% discount on purchases of four or more volumes.

Offer expires January 31, 1979.



Phone orders call 800-327-6543

key Biscayne, FL 33149 Information - (305) 361-1153 textbook example of expression evaluation, their major usage in languages such as Pascal is to implement control structures. Microprocessor users already realize the advantage of a stack in nesting interrupts and subroutine calls. Most high level languages also pass data on the stack and allocate temporary local variables from the stack.


Listing 4 and figure 4 show an example of a high level language subroutine linkage. Before calling the subroutine the caller pushes the addresses of two arguments and the answer on the stack and then executes the jump to subroutine which puts the return program counter on the stack. The subroutine then saves the old stack mark pointer on the stack as well as reserving space on the stack for the local variables for the subroutine. In this example, six locations are used by the subroutine body during calculation. At this point the stack mark pointer is set to a new value for this subroutine. The stack mark pointer is used because the S register may vary during execution of the subroutine body due to local subroutines, etc. It is much more convenient for the compiler to generate offsets to the parameters if the U is used for this purpose instead of the S.

Once U is set it is used to fetch the two arguments using indexed indirect addressing. The subroutine body presumably does something with the arguments and

Table 4: 6809 op code map and cycle counts. The numbers by each op code indicate the number of machine cycles required to execute each instruction. When the number contains an I (eg: 4 + I), an additional number of machine cycles equaling I may be required (see table 3). The presence of two numbers, with the second one in parentheses, indicates that the instruction involves a branch. The larger number applies if the branch is taken. The notation first page/second page/third page has the following meaning: first page op codes have only one byte of op code (eg: load A immediate has an op code of hexadecimal 86). All page 2 op codes are preceded by a page op code of hexadecimal 10 (eg: the op code for CMPD immediate is hexadecimal 1083—two bytes). Similarly third page op codes are preceded by a hexadecimal 11. A CMPU immediate is 1183. Some instructions are given two mnemonics as a programmer convenience (eg: ASL and LSL are equivalent). Notice that the long branch op codes LBRA and LBSR were brought onto the first page for increased code efficiency.

							1	Most Sig	nificant	Four Bits	;							
	T	DIR		REL		ACCA	ACCB	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	
0000	0	6 NEG	PAGE2	3.BRA	4+1 LEAX	2	2 ⁻ N8	6 3 1 EG	7	2	4 SU	4#1 BA	5	2	4 SU	4+1 BB	5	
0001	1		PAGE3	3BRN/ 5LBRN	4+1 LEAY		1200	un re		2	4 CN	4+I IPA	5.	2	4 .CN	4+1 1PB	5	Ì
010	2		2 NOP	3 BHI/ 5(6) LBHI	4+1 LEAS		10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	15		2	4 SB	- 4+1 CA	5	2	4 58	4+i CB	5	Ī
011	3	6 COM	2 SYNC	3 BLS/ 5(6)LBLS	4+I LEAU	2	² cc	6+1 0M	7	4,6,6+1, SUBD		1,8/5,7; D/ C		4	6 AD	6+I DD	7	Ī
100	4	6 LSR		3'BHS 5(6)(BCC)	5+1/by PSHS	2	2 LS	6+1 SR	7	2	4 AN	4+I DA	.5	2	4 AN	4+l DB	6	
101	5	<u> </u>		3.BLO 5(6) (BCS)	5+1/by PULS		122			2	4 Bl	4+1 TA	5	2	4 BI	4+1 TB	5	-
110	6	6 ROR	5 LBRA	3 BNE/ 5(6) LBNE	5+1/by PSHU	2	2 R(6+1 DR	7	2	4 	4+i DA	5	2	4 	4+1 08	5	1
111	7	6 ASR	9 LBSR	3 BEQ/ 5(6) LBEQ	5+1/by PULU	2	2 A	6+1 SR	7		4 \$1	4+1 A	5		4 51	4+1 B	5	Ī
000	8	6 ASL (LSL)		3 BVC/ 5(6)LBVC		2	2 ASLI	6+1 LSL)	7	2	4 E0	4+1 RA	.5	2	4 E0	4+1 R8	5	1
001	9	6 ROL	2 DAA	3 BVS/ 5(6) LBVS	5 RTS	2	2 R(6+1)L	7	2	4 AD	4+1 CA	5	2	4 Aİ	4+1 0CB	5	
010	A	6 DÉC	3 ORCC	3 BPL/ 5(6)LBPL	3 Авх	2	2 D8	6+1 C	7	2	4 0F	4+) A	Б	2	4 01		5	
011	в			3 BMI/ 5(6) LBMI	6/15 RTI					2	4 AD	4+1 DA	.5	2	4 AD		5	
100	c	6 INC	3 ANDCC	3 BGE/ 5(6)LBGE	20 CWAI	2	2 IN	6+1 C	7	4,6,6+1,7 CMPX	5,7,74 CMPY	1.8/5.7 CN	,7+1,8 IPS	3	5 LI	5+1 DD	6	
101	D	6 TST	2 SEX	3.BLT/ 5(6)LBLT	11 MUL	2	2 TS	6+1 ST	7	7 BSR	7 JS	R 7+1	8		5. ST	5+1 D	6	
110	E	3 JMP	8 EXG	3 BGT/ 5(6)LBGT				3+1 JN	4 //P	3,5,5+1,6 LDX	/		5+1,7 DY	3,5,5+1, LDU	,6	/ 4,	6;6+1,7 LDS	
111	F	6 CLR	7 TFR	3 BLE/ 5(6)LBLE	19/20/20 SW1/2/3	2	2 CL	6+1 B	7	1-1-12	5,54 ST		,6+1,7 STY		5,5+ ST	1,6/6,6	i+1,7 TS	

The complete Motorola 6809 instruction set will be presented in part 2 of this series.



Y = sin(X); range - 2Pi, 2Pi





Y = X² (INT(EXP(X))); ranges are: 0,0.5-0,1.5-0,5

A Plotting Program For Apple II

A2FP

A2FP OFFERS A WIDE RANGE OF FEATURES

The APPLE II FUNCTION PLOT-TER is another creation from PRS. It is a "modern age" tool for students, engineers and researchers. A2FP:

- · Plots 2-dimensional functions in high resolution graphics.
- Utilizes the full screen for each plot (260 x 180 points.)
- Allows visual presentation of mathematical functions.
- Plots on Cartesian coordinates.
- · Computes (once given the X minimum and maximum values) the Y minimum and maximum values: the X and Y intervals; and the X and Y intercepts.
- · Can superimpose the same function when given new coordinates.
- Maximizes the high resolution capabilities of APPLE II.
- Allows normal plotting mode or Y factored mode to compress oversized graphs.

A2FP CONTINUES THE PRS BREAKTHROUGH IN DOCUMENTATION

PRS A2FP, The APPLE II FUNC-TION PLOTTER comes with a complete and instructive handbook explaining every procedure step by step. This unique documentation is written in clear and easy-to-understand English and avoids esoteric technical language.

But PRS documentation for A2FP is more than clear and precise instructions in a graphically appealing manual. You learn at the same time.

A2FP DOCUMENTATION HELPS NON-MATHEMATICIANS

PRS inserts entire chapter in A2FP documentation on the fundamentals of mathematical functions. Their usefulness in demonstrated. And applications to every day life are illustrated.

Indeed, PRS A2FP documentation offers you a true fluency in computer-user dialogue. This in turn allows you to arrive at an efficient and effective use of your PRS A2FP program and microcomputer.

A2FP IS PROTECTED IN A **BEAUTIFUL CASSETTE-FOLDER**

The PRS cassette and manual for your A2FP, The APPLE II FUNC-TION PLOTTER, is protectively nestled in an efficient and durable gold-imprinted folder. Wherever you file it, in your room or office, the decor will be enhanced by its elegance.

A2FP FROM PRS IS SUPPORTED by The APPLE II and uses APPLESOFT BASIC.

VISIT YOUR NEAREST DEALER **TODAY TO OBTAIN YOUR A2FP** FROM PRS FOR ONLY \$34.95 PER CASSETTE.

Let your dealer demonstrate the excellence of PRS A2FP. The APPLE II FUNCTION PLOTTER. Or use the coupon below to obtain the name of a dealer in your area.

A2FP Marine Mari	New Product Releases From PRS THE PROGRAM OF THE MONTH CORPORATION 257 Central Park West, New York, N.Y. 10024 Gentlemen: Please place my name on your priority mailing list to receive your descriptive advance releases of all new programs developed by PRS at regular intervals. Please send me a list of dealers in my area. Name Title Corporation Address
1	City State Zip
	Reference 1B9

Table 5: Hexadecimal ad- dresses of the 6809 restart and interrupt vectors.	FFFE FFFC FFFA FFF8 FFF6 FFF4 FFF2 FFF0	Restart NM1 SWI IRQ FIRQ SW12 SW13 Reserved
---	--	--

finishes with an answer in the D register. The subroutine exit saves this value. It then puts the return address in X and restores the previous stack mark pointer. The whole stack is then cleaned up (deleted) and return is made to the caller.

Motorola 6800 users should note that the stack pointers on the 6809 point to the last value pushed on the stack rather than the next free location, as on the 6800. This was done so that autoincrement and autodecrement would be equivalent to pulls and pushes. For example: STA , -S is equivalent to PSHS A; and LDA , S+ is equivalent to PULS A. This also means the X and Y registers can be used as stack pointers if the programmer desires. For example: STA, X is a push on a stack defined by X. The possible ambiguity between where the stack pointer points on the 6800 and the 6809 may be less of a problem than it seems, since the 6800's TSX becomes the 6809's TFR S, X without adding 1 and TXS becomes a TFR X,S without subtracting 1 think about it. The only danger is in programs that used the stack pointer as an index register. In these programs the stack pointer may point one location away from where it did previously.

00006	0500 34	40	6	SUBR PSHS	U	SAVE OLD STACK MARKER
00007	0502 32	66	5	LEAS	6,S	RESERVE LOCAL STORAGE
80000	0504 1F	43	6	TFR	SU	GET NEW STACK MARKER
00009	0506 EC	D8	0E 10	LDD	[14,U]	GET ARGUMENT 1
00010	0509 AE	D8	0C 10	LDX	[12,U]	GET ARGUMENT 2
00011				*		
00012				* SUBROU	TINE B	YDC
00013				+		
00014	050C ED	D8	0A 10	STD	[10.U]	SAVE ANSWER
00015	050F AE	48	6	LDX	8,U	GET RETURN ADDRESS
00016	0511 EE	46	6	LDU	6,U	RESTORE U'
00017	0513 32	E8	10 6	LEAS	16,S	POP EVERYTHING OFF STACK
00018	0516 6E	84	3	JMP	,x	RETURN

Listing 4: Use of stacks on the 6809 processor. In this typical high level language subroutine example, U' and S' are the mark stack pointer and hardware stack pointer, respectively, just prior to the call. U and S are the same registers during execution of the subroutine body. Before calling the subroutine the caller pushes the addresses of two arguments and the answer on the stack and then executes the jump to subroutine which puts the return program counter on the stack. The subroutine then saves the old stack mark pointer on the stack as well as reserving space on the stack for the local variables for the subroutine (see figure 4).




Figure 4: Illustration of the high level language subroutine example in listing 1.

Interrupts


The 6809 has three fully vectored hardware interrupts. The nonmaskable interrupt (NMI) and maskable interrupt (IRQ) are the same as the 6800's NMI and IRQ. The new interrupt is the fast maskable interrupt, or FIRQ, that stacks the program counter and condition code register only on interrupt. Table 5 gives the addresses of the interrupt vectors for the 6809.

A new signal (IACK) has been added that is available anytime an interrupt vector is fetched. This signal together with address bus lines A1 through A3 can be used to implement an interrupt scheme in which each device supplies its own interrupt vector.

The interrupt control and prioritization logic of the 6809 have been defined very carefully - no redundant or indeterminate conditions can exist when several interrupts occur simultaneously. The details of this interrupt structure are precisely defined in Motorola documentation for the 6809.

Part 2, entitled "Instruction Set Dead-Ends, Old Trails and Apologies," will be a question and answer discussion about the design philosophy that went into the 6809.

Our Two Bits



Bit Pad[™] is the low-cost digitizer for small computer systems. Better than a joystick or keyboard for entering graphic information, it converts any point on a page, any distance into its digital equivalents. It's also a menu for data entry. You assign a value or an instruction to any location on the pad. At the touch of a stylus, it's entered into your system.

Who can use it? Anyone from the educator and the engineer to the hobbyist and the computer games enthusiast. The data structure is byte oriented for easy compatibility with small computers, so you can add a power supply, stand alone display, cross-hair cursor and many other options.

Bit Pad by Summagraphics. The leading manufacturer of data tablet digitizers. Bit Pad. The only words you need to say when considering digitizers.

\$1,000 creativity prize. Just write an article on an original Bit Pad application and submit it to any national small-computer periodical. If the editors publish it—and the decision is solely theirs—Summagraphics will pay you \$1,000.



Dealer inquiries invited

An advanced desktop data system for \$1,995? Quitcherkiddin^{*}, TANO.

We're not kiddin'. Outpost 11 is exactly that. You get:

- A ruggedly designed unit, intended for heavy use
- Full ASCII keyboard
- 24 x 80 character CRT
- 32K bytes RAM
- M6800 CPU

Just like this, for only

- Mini-floppy disk drive and controller
- BASIC software package
- Over 20 applications packages available
- User documentation



\$ 1995 COMPLETE

With Outpost 11 and the BASIC software package, you can:

Do full floating point BCD math

Program SAVE and LOAD with file names Program MERGE and CHAIN ON ERROR statement String variables and functions Trig and math functions GET. PUT and FIELD statements Floppy file processor. You've been waiting a long time for a Data System with all these features at a price like this. Now it's yours. No kiddin'. *Quit your kidding

Quitcherkiddin', TANO. I'm calling your hand. Send meOutpost 11's as de- scribed in your ad. Here's my deposit of \$200 each, plus \$35 freight and insurance. I'll pay the balance on delivery.	
Company/TitleShipping Address	Corporation 4521 W. Napoleon Avenue Metairie, La. 70001
Telephone	(504) 888-4884 TWX 810-591-5229
Sales Offices: Los Angeles, CA-213/426-7375 • Montreal, Canada-514/934-0000 • Boston, N	MA-617/969-4650 • Dallas, TX-

Sales Offices: Los Angeles, CA-213/426-7375 • Montreal, Canada-514/934-0000 • Boston, MA-617/969-4650 • Dallas, TX-214/ 358-1307 • Houston, TX-713/461-0038 • Denver, Col.-303/841-2788 • San Francisco, CA-408/377-7001 • Chicago, IL-312/830-0060 • Atlanta, GA-404/252-6609 • Washington, DC-301/589-2802 •



"BOOKS OF INTEREST TO COMPUTER PEOPLE"



More BYTE BOOKS in your future...

...And the future

THE BYTE BOOK OF COMPUTER MUSIC combines the best computer music articles from past issues of BYTE Magazine with exciting new material—all written for the computer experimenter interested in this fascinating field.

You will enjoy Hal Chamberlin's "A Sampling of Techniques for Computer Performance of Music", which shows how you can create four-part melodies on your computer. For the budget minded, "A\$19 Music Interface" contains practical tutorial information—and organ fans will enjoy reading "Electronic Organ Chips For Use in Computer Music Synthesis".

New material includes "Polyphony Made Easy" and "A Terrain Reader". The first describes a handy circuit that allows you to enter more than one note at a time into your computer from a musical keyboard. The "Terrain Reader" is a remarkable program that creates random music based on land terrain maps.

Other articles range from flights of fancy about the reproductive systems of pianos to Fast Fourier transform programs written in BASIC and 6800 machine language, multi-computer music systems, Walsh Functions, and much more.

For the first time, material difficult to obtain has been collected into one convenient, easy to read book. An ardent do-it-yourselfer or armchair musicologist will find this book to be a useful addition to the library.



ISBN 0-931718-11-2 Editor: Christopher P. Morgan Pages: approx. 128 Price: **\$10.00**

SUPERWUMPUS is an exciting computer game incorporating the original structure of the WUMPUS game along with added features to make it even more fascinating. The original game was described in the book What To Do After You Hit Return, published by the People's Computer Company. Programmed in both 6800 assembly language and



BASIC, SUPERWUMPUS is not only addictively fun, but also provides a splendid tutorial on setting up unusual data structures (the tunnel and cave system of SUPERWUMPUS forms a dodecahedron). This is a **PAPERBYTE™** book.

> ISBN 0-931718-03-1 Author: Jack Emmerichs Pages: 56

Price: \$6.00

TINY ASSEMBLER 6800,

Version 3.1 is an enhancement of Jack Emmerichs' successful Tiny Assembler. The original version (3.0) was described first in the April and May 1977 issues of BYTE magazine, and later in the PAPERBYTETM book TINY ASSEMBLER 6800 Version 3.0.



In September 1977, BYTE magazine published an article

entitled, "Expanding The Tiny Assembler". This provided a detailed description of the enhancements incorporated into Version 3.1, such as the addition of a "begin" statement, a "virtual symbol table", and a larger subset of the Motorola 6800 assembly language.

All the above articles, plus an updated version of the user's guide, the source, object and PAPERBYTE™ bar code formats of both Version 3.0 and 3.1 make this book the most complete documentation possible for Jack Emmerichs' Tiny Assembler.

ISBN 0-931718-08-2 Author: Jack Emmerichs Pages: 80 Price: **\$9.00**

A walk through this book brings you into **Ciarcia's Circuit Cellar** for a detailed look at the marvelous projects which let you do useful things with your microcomputer. A collection of more than a year's worth of the popular series in BYTE magazine, **Ciarcia's Circuit Cellar** includes the six winners of BYTE's On-going Monitor Box (BOMB) award, voted by the readers themselves as the best articles of the month: **Control the World** (September 1977), **Memory Mapped IO** (November1977), **Program Your Next EROM in BASIC** (March 1978), **Tune In and Turn On** (April 1978), **Talk To Me** (June 1978), and **Let Your Fingers Do the Talking** (August 1978).

Each article is a complete tutorial giving all the details needed to construct each project. Using amusing anecdotes to introduce the articles and an easy-going style, Steve presents each project so that even a neophyte need not be afraid to try it.



ISBN 0-931718-07-4 Author: Steve Ciarcia Pages: approx. 128 Price: **\$8.00**



BASEX, a new compact, compiled language for microcomputers, has many of the best features of BASIC and the 8080 assembly language—and it can be run on any of the 8080 style microprocessors: 8080, Z-80, or 8085. This is a PAPERBYTE[™] book.

Subroutines in the **BASEX** operating system typically execute programs up to five times faster than equivalent programs in a BASIC interpreter—while requiring about half the memory space. In addition, **BASEX** has most of the powerful features of good BASIC interpreters including array variables, text strings, arithmetic operations on signed 16 bit integers, and versatile IO communication functions. And since the two languages, BASEX and BASIC, are so similar, it is possible to easily translate programs using integer arithmetic data from BASIC into BASEX.

The author, Paul Warme, has also included a BASEX Loader program which is capable of relocating programs anywhere in memory.



PROGRAMMING TECH-NIQUES is a series of BYTE BOOKS concerned with the art and science of computer programming. It is a collection of the best articles from BYTE magazine and new material collected just for this series. Each volume of the series provides the personal computer user with background information to write and maintain programs effectively.



The first volume in the Programming Techniques series is entitled **PROGRAM DESIGN.** It discusses in detail the theory of program design. The purpose of the book is to provide the personal computer user with the techniques needed to design efficient, effective, maintainable programs. Included is information concerning structured program design, modular programming techniques, program logic design, and examples of some of the more common traps the casual as well as the experienced programmer may fall into. In addition, details on various aspects of the actual program functions, such as hashed tables and binary tree processing, are included.

> ISBN 0-931718-12-0 Editor: Blaise W. Liffick Pages: 96 Price: **\$6.00**

SIMULATION is the second volume in the Programming Techniques series. The chapters deal with various aspects of specific types of simulation. Both theoretical and practical applications are included. Particularly stressed is simulation of motion, including wave motion and flying objects. The realm of artificial intelligence is explored, along with simulating robot motion with the microcomputer. Finally, tips on how to simulate electronic circuits on the computer are detailed.

> ISBN 0-931718-13-9 Editor: Blaise W. Liffick Pages: approx. 80 Price: **\$6.00** Publication: Winter 1979

RA6800ML: AN M6800 RELOCATABLE MACRO ASSEMBLER is a two pass assembler for the Motorola 6800 microprocessor. It is designed to run on a minimum system of 16 K bytes of memory, a system console (such as a Teletype terminal), a system monitor (such as Motorola MIKBUG read only memory program or the ICOM Floppy Disk Operating System), and some form of mass file storage (dual cassette recorders or a floppy disk).

The Assembler can produce a program listing, a sorted Symbol Table listing and relocatable object code. The object code is loaded and linked with other assembled modules using the Linking Loader LINK68. (Refer to PAPERBYTE[™] publication LINK68: AN M6800 LINKING LOADER for details.)

There is a complete description of the 6800 Assembly language and its components, including outlines of the instruction and address formats, pseudo instructions and macro facilities. Each major routine of the Assembler is described in detail, complete with flow charts and a cross reference showing all calling and called-by routines, pointers, flags, and temporary variables.

In addition, details on interfacing and using the Assembler, error messages generated by the Assembler, the Assembler and sample IO driver source code listings, and **PAPERBYTE[™]** bar code representation of the Assembler's relocatable object file are all included.

This book provides the necessary background for coding programs in the 6800 assembly language, and for understanding the innermost operations of the Assembler.

ISBN 0-931718-10-4 Author: Jack E. Hemenway Pages: 184 Price: **\$25.00**

to order books see next page

LINK68: AN M6800 LINKING LOADER is a one pass linking loader which allows separately translated relocatable object modules to be loaded and linked together to form a single executable load module, and to relocate modules in memory. It produces a load map and a load module in Motorola MIKBUG loader format. The Linking Loader requires 2 K bytes of memory, a system console (such as a Teletype terminal), a system monitor (for instance, Motorola MIKBUG read only memory program or the ICOM Floppy Disk Operating System), and some form of mass file storage (dual cassette recorders or a floppy disk).

It was the express purpose of the authors of this book to provide everything necessary for the user to easily learn about the system. In addition to the source code and **PAPERBYTE[™]** bar code listings, there is a detailed description of the major routines of the Linking Loader, including flow charts. While implementing the system, the user has an opportunity to learn about the nature of linking loader design as well as simply acquiring a useful software tool.

> ISBN 0-931718-09-0 Authors: Robert D. Grappel & Jack E. Hemenway Pages: 72 Price: **\$8.00** Winter 1979

TRACER: A 6800 DEBUGGING PROGRAM is for the programmer looking for good debugging software. TRACER features single step execution using dynamic break points, register examination and modification, and memory examination and modification. This book includes a reprint of "Jack and the Machine Debug" (from the December 1977 issue of BYTE magazine), TRACER program notes, complete assembly and source listing in 6800 assembly language, object program listing, and machine readable PAPERBYTE[™] bar codes of the object code.

> ISBN 0-931718-02-3 Authors: Robert D. Grappel & Jack E. Hemenway Pages: 24 Price: \$6.00

MONDEB: AN ADVANCED M6800 MONITOR-DEBUGGER has all the general features of Motorola's MIKBUG monitor as well as numerous other capabilities. Ease of use was a prime design consideration. The other goal was to achieve minimum memory requirements while retaining maximum versatility. The result is an extremely versatile program. The size of the entire MONDEB is less than 3 K.

Some of the command capabilities of MONDEB include displaying and setting the contents of registers, setting interrupts for debugging, testing a programmable memory range for bad memory locations, changing the display and input base of numbers, displaying the contents of memory, searching for a specified string, copying a range of bytes from one location in memory to another, and defining the location to which control will transfer upon receipt of an interrupt. This is a **PAPERBYTE™** book.

> ISBN 0-931718-06-6 Author: Don Peters Pages: 88 Price: **\$5.00**

BAR CODE LOADER. The purpose of this pamphlet is to present the decoding algorithm which was designed by Ken Budnick of Micro-Scan Associates at the request of BYTE Publications, Inc., for the PAPER-BYTE[™] bar code representation of executable code. The text of this pamphlet was written by Ken, and contains the general algorithm description in flow chart form plus detailed assemblies of program code for 6800, 6502 and 8080 processors. Individuals with computers based on these processors can use the software directly. Individuals with other processors can use the provided functional specifications and detail examples to create equivalent programs.

> ISBN 0-931718-01-5 Author: Ken Budnick Pages: 32 Price: **\$2.00**

BYTE BOOKS Division • 70 Main Street • Peterborough, New Hampshire 03458

Name	Title	Co	mpany	· · · · · · · · · · · · · · · · · · ·
Street		- r	State/Province	Code
Please send the books I have ch Computer Music \$10.00 SUPERWUMPUS \$6.00 Tiny Assembler (3.1) \$9.00 Circuit Cellar \$8.00 BASEX \$8.00 Program Design \$6.00 BYTE BOOKS, BYTE BOOKS logo, and PAPERB' are trademarks of BYTE Publications, Inc.		 □ Simulation \$ □ RA6800ML □ Link68 \$8.0 □ TRACER \$6 □ Mondeb \$5. □ Bar Code Lo Add 50¢ per board bandling 	\$25.00 0 0.00 00 00 00 00 00k to cover p	Ostage eks for processing your order.

Book Reviews

Financial Analysis and Business Decisions on the Pocket Calculator by Jon M Smith John Wiley and Sons, New York 1976 313 pages \$12.95

For many people, mathematics applied to their financial affairs consists of reconciling checking account statements, filling out income tax forms, trying to pay all their bills and live within their means, scheming to have more money, and once in a lifetime retirement planning, but not much more.

When I unexpectedly received a review copy of Jon Smith's second book, I thought it would be dull. It looked like a particularly thorough version of eighth grade arithmetic, but not difficult enough to excuse me from reading all of it. Fortunately, this first impression was wrong. Smith has managed to make the subject quite interesting, if not actually entertaining. Once into the book, it became progressively harder to put aside, and I was rather sorry to come to its end.

This is essentially a guidebook to the mathematical aspects of scheming to make more money (by lawful means), emphasizing how any pocket calculator (but particularly the "financial" kind) can be of assistance.

The chapters concerning business decisions provide a quick and fascinating introduction to decision trees, certain applications of probability and statistics that lead to systems analysis, and forecasting techniques including linear regression. Yes, some of the financial calculators can do linear regression with very few keystrokes.

One third of the book is devoted to casebook examples giving complete keystroke sequences for a variety of calculators. Where appropriate, general sequences are given for 4 function calculators of both algebraic and reverse Polish notation (RPN) types. Problems involving compound interest tend to go beyond their capability for easy solution, and are often only shown solved by financial models, specifically the HP-22, 70 and 80, Novus 6020 and Rockwell 204.

Despite the strong capabilities of their built-in (or hardware preprogrammed) functions, these machines are given quite a run for their money with some rather long programs (keystroke sequences). Of course, the more expensive calculators with the most such functions generally have the easiest time of it (although not always), need the fewest steps, and have the least need for trial approximations.

THE BLUE BOARD OF HAPPINESS

It's the new 8080 CPU board from SSM.

It's blue. And it's loaded. (That's why it's happy.) Loaded with so many features. Just add an I/O board and you've got a computer.

Loaded starts with 256 bytes of on-board RAM. Add 2K of optional on-board 2708 EPROMs. Then add a power-on/reset jump circuit, and the availability of MWRITE, allowing use without a front panel.

And then there's a parallel input port with status. And enough DIP switching to make you dizzy. DIP controlled addressing of PROM in 2K blocks—of vector jump in 2K increments—of RAM in 256 byte increments—of input port for addresses 0 to 31 in decimal.

Like all SSM boards, the S-100 compatible CB-1 includes gold-plated edge connectors and TI low-profile sockets. And SSM support and warranty. Yet, even as loaded as our CB-1 is, the price won't leave you breathless.

All for only \$144.95.

Available at over 100 retail locations, or direct from SSM.

Video and teletype monitor programs are available on EPROM for only \$34.95 with the purchase of any SSM kir.



SSM manufactures a full line of S-100 boards. For complete details, just send for our new FREE catalog.



2116 Walsh Avenue Santa Clara, CA 95050 (408) 246 2707

*We used to be Solid State Music. We still make the blue boards.

Jon M. Smith Financial Analysis & Business Decisions Pocket Calculator The text emphasizes understanding of the necessary computations so that, if your calculator is not one of those above, a good understanding of its instructions should enable you to modify the keystroke sequences as I did when needed. For simple calculators, Smith does not even assume you have a percent (%) key, so it is often possible to shorten the sequence. A brief section covers general principles for using programmable calculators.

Much is made of the book's interdisciplinary aspects in which Smith shows how the same problem is approached through different terminology by specialists in different fields. He simplifies all the financial analysis to five parameters: present value, future value, number of compounding periods, interest rate per compounding period, and amount of equal periodic payments. These are combined into only 12 different equations: three each for investment yield comparisons (solving for interest rate) and investment horizon comparisons (solving for number of compounding periods); and two each for net present value analysis (solving for present value), growth comparison analysis (solving for future value) and affordability analysis (solving for amount of periodic payment). Not all financial calculators have all twelve equations preprogrammed.

In the special chapters on business statistics and business systems analysis, Smith really seems to hit his stride, and these may leave you breathless. In addition, there are four special but more easygoing chapters on consumer finance, merchandising calculations, real estate calculations and programmable calculators. The four appendices are: the "HUD Guide to Real Estate Settlement Costs," tables of binomial probabilities and Gaussian distributions, and some text on concepts of time and money (borrowed from Hewlett-Packard).

The chapter on programmable calculators includes the only illustration of solving continuous compounding, although this is mentioned in two other places. The illustration uses differential equations. Surprisingly, Smith does not show the simple formula: $FV = PV (e^n \times i)$, where n is in years and i is the annual interest rate (not the usual rate per compounding period) as a decimal, and e is the base for the natural logarithms.

There is also little treatment of calculating errors. For instance, taking the square root of e for a continuous compounding problem, eight significant figures are needed in the answer to be sure of rounding to the nearest penny. Of two 8 place display calculators I have at hand, one shows the square root of e to seven places, the other to eight. If logarithm and antilogarithm conversions are made (compared to straight power, root, multiplication and division processes such as in the power series when either method could be used), one or two places of accuracy may be lost, depending on the specific example and the calculator used.

Perhaps deliberately, the author does not show how to compute a year's daily compounding on the ordinary 4 function calculator, which is easy on a 360 day basis and difficult for 365 days (see "Just Look at What a Little Calculator Can Do!", *Changing Times*, January 1977, pages 17 and 18). This involves raising the daily interest multiplier to the 360th power, a remarkable feat accomplished with fair accuracy on an 8 place calculator, as long as the annual interest rate is not too low and not too many places of accuracy are needed in the answer. It is also possible to correct for one or two leap years.


Computers can pinch pennies more easily than can financial calculators. On daily compounding, for example, you may never receive any fractional cents from day to day, or you may be given a full cent for half or more and lose each less than half, or rounding may be done only at the end. I believe this is why different banks can offer certificates at the same annual rate, both compounded daily, but with different effective annual yields. A few calculators round up or down, called rounding or rounding off, but most of them truncate the results. Truncation tends to produce somewhat larger calculating errors than rounding. Some desktop calculators have a switch to allow choosing either when using a fixed number of decimal places.

At least one scientific calculator includes preprogrammed financial functions. Some remarkably inexpensive financial calculators have come on the market. Programmable calculators can be set to do financial equations, but often require many programming steps. At least two manufacturers have combined the power of preprogrammed financial functions with the versatility of programmable keystroke sequences (the Novus 6025, Texas Instruments MBA), which should provide increased convenience and reduced likelihood of operator error in repetitive calculations.

Unfortunately, some errors have crept into the book. If you have the first printing, send a self-addressed stamped envelope to Gerald R Galbo, editor, John Wiley and Sons Inc, 605 Third Av, New York NY 10016, for a listing of the corrections and the author's meticulous changes.

> John F Sprague 143 Myrtle Av Allendale NJ 07401

Scelbi "6800" Software Gourmet Guide & Cook Book by Robert Findley Scelbi Computer Consulting Inc Milford CT, 1976 \$9.95




This book is the first of a series of text and program collections for the Motorola 6800 produced by Scelbi Computer Consulting Inc, authors of a popular series of similar books for the Intel 8080. The book can be viewed either as an educational aid for 6800 users or as a source of extensively documented programs: the ratio of tutorial or narrative text to program listings and flowcharts is about 3 to 1.

The first two chapters deal with the 6800 instruction set and basic 6800 programming techniques, such as the use of page zero, relocatability of programs, breakpoints, and use of the stack. Multiple precision arithmetic is then covered in some depth, along with time delay routines and random number generators. A full chapter is devoted to an extensive discussion of floating point. routines, and another chapter to longprecision decimal arithmetic routines; both are complete with source code listings. The coverage of input/output and interrupt processing includes techniques for a "software UART" and a brief discussion of interrupt priorities. The last chapter presents sorting and table searching routines. Finally, six appendices provide useful reference information, including a relocatable object code listing of the floating point routines.

This book would be a useful reference source for anyone who is developing 6800 applications software and is highly recommended to the user who is learning assembly language programming on the 6800.

> Dan Fylstra 22 Weitz St #3 Boston MA 02134



Here comes another high-flying Blue Board of Happiness from SSM.


The VB-2 Video Board ... it saves programming time, memory space, and is built to U.S. video standards.

Check out all our VB-2's great features, and compare prices:

- It's an I/O controlled video interface that turns a TV or commercial grade monitor into a video terminal
- No need for another I/O board for keyboard input and video display
- Hardware controlled cursor for line feed, carriage return, and backspace
- Reduced software overhead frees up more memory space for important data

- Circuitry provided to drive a speaker for external "beep" tone
- 64 × 16 character display includes upper case letters, numbers and symbols
- Characters can be switch selected for white on black, or black on white
- Full interlace for complete compatibility with video standards
- S-100 compatible
- Extra adjustments include adjustable character width, horizontal margin and vertical position

All for only **\$149.95**. Available at over 7100 retail locations, or direct from SSM.



SSM manufactures a full line of S-100 boards. For complete details, just send for our new FREE catalog.



2116 Walsh Avenue Santa Clara, CA 95050 (408) 246-2707

*We used to be Solid State Music. We still make the Blue Boards.

Circle 335 on inquiry card.

Machine Language Puzzler

Memory Meanderings

Label

LOOP

Operator

LXI

CALL

Christopher Strangio CAMI Research 43 Bailey Rd Watertown MA 02172

Operand

SP, FFFD

LOOP

Describe the operation of the following 8080 program if:

(a) 64 K of programmable memory is available, starting at location 0000 (no read only memory or memory address mapped input/output is used.)

(b) Only the top and bottom 256 bytes of programmable memory are available. (Hexadecimal addresses 0000 to 00FF, and FF00 to FFFF.)

Turn to page 181 for the answers, but not until you've figured out what you think they are. For reference materials see the Intel 8080 specifications or any of a number of books on that processor.



Address

FFFA

FFFD

Hexadecimal

31 FD FF

CD FD FF

Code

BYTE's Bugs

Functional Bug

We received the following from F R Ruckdeschel:

The author apologizes for making an obvious error in the coefficients shown on table 1 of "Functional Approximations" (November 1978 BYTE, page 38) for the expansion of sin(x). The mistake occurred in transforming the coefficients for the optimal series representation of $sin(\pi \times/2)$ to the more useful sin(x) form. The transformation was so simple that nothing (?) could go wrong. The correct coefficients, to the digit shown, are given below. The accuracy of the approximation is better than 2×10^{-7} over the range indicated.

Term	MacLaurin Coefficients	Optimal Coefficients
×	1.00000000	1,0000000
×3 ×5 ×7 ×9	-0.16666667	-0.1666666
x5	0.0083333333	0.008333026
×7	-0.00019841270	-0.0001980742
×9	0.000002755732	0.000002601887
×11	-2.5052109 x 10 ⁻⁸	
×13	1.6059045 x 10-10) 🔳

Motor Bug

A small bug stepped into the stepper motor described in "I've Got You In My Scanner! A Computer Controlled Stepper Motor Light Scanner" (November 1978 BYTE, page 86). The part number of the motor should be K82701-P2, not K82944-M1, as stated. For price and ordering information, contact North American Philips, Sales Dept, Cheshire CT 06401, (203) 272-0301.

Out of Phase

In Leonard H Anderson's article "Linear Circuit Analysis" in October 1978 BYTE, the table on page 102, "Complex Number Arithmetic," contains two mathematical errors:

- 1. The correct formula for magnitude should be MAGN = $\sqrt{(A^2 + B^2)}$
- The correct formula for phase angle should be PHA = ARCTAN (B/A).

Attempting to use the formulas given in the article will result in chaos.

D M Graham 2149 Scarboro Av Vancouver BC CANADA V5P 2L2

Oops! Mr Graham has detected an obvious error. We hope our college mathematics teachers weren't lookingCM



You don't waste a second on "mechanics" with A P All-Circuit Evaluators.

You figure out the circuit you want, then plug it in for testing. You decide to improve your layout, and you make your moves as quickly as you think them up. There's just no faster or easier way to build and test circuits and circuit ideas.

But just because breadboarding is now such a cinch, don't get the idea that you don't have electronic integrity. Our solderless plug-in tie points are made of a special noncorroding alloy. Use them as often as you like.

How many the points do you need? Our smallest ACE has 728, our largest has 3,648. And all of them accept all DIP sizes.

Everything is quality all the way. You can even see the difference in our harder, shinier plastic matrix.

See for yourself. Phone (toll-free) 800-321-9668 for the address of your nearby A P Products dealer. And ask for our complete A P catalog, The Faster and Easier Book.



AP PRODUCTS INCORPORATED

Box 110 D • 72 Corwin Drive Painesville, Ohio 44077 Tel. 216/354-2101 TWX: 810-425-2250

Faster and Easier is what we're all about.

APP-27-H Circle 7 on inquiry card. The letter from Olav Naess (Technical Forum, August 1978 BYTE, page 12) suggesting the use of the data in and data out lines of the S-100 bus as a bidirectional data bus was especially interesting in light of the announcement of a commercial product that operates this way, and adoption of this mode of 16 bit operation in the proposed standard for the S-100 bus.

In August 1977, I was involved in designing the prototype of a processor board that interfaced the Texas Instruments TMS9900 16 bit processor to the S-100 bus. Since the design was to work with most existing S-100 boards, it included logic to multiplex the 16 bit data transfers into pairs of conven-

Comments on S-100 Bus Extension

John Walker Marinchip Systems 16 St Jude Rd Mill Valley CA 94941 tional 8 bit memory cycles. Since performing this multiplexing imposed a substantial performance penalty on the processor compared to operation with 16 bit parallel memories, 1 wanted to allow the processor to also work with 16 bit wide memories, ideally intermixed with normal S-100 memories.

After discarding several schemes such as having a separate 16 bit wide bus along the top of the card, and splitting the bus into two separate mother boards, 1 hit on the idea of using the data in and data out buses as a bidirectional bus. The final design was as follows.

At the start of a memory cycle, the processor asserts a line, informing the memory that the processor is capable of 16 bit transfers. If the memory addressed is also capable of 16 bit operation, it responds with a signal informing the processor of this fact. When the processor sees the 16 bit mode reply from the memory, it initiates a parallel 16 bit transfer instead of the normal pair of 8 bit transfers. Since a conventional 8 bit 5-100 memory is not connected to the 16 bit reply line, and the processor pulls this line to the 8 bit value, normal 8 bit memories will run with the processor with no modifications in multiplexed mode.

The processor's 16 bit request line allows the design of memories that operate in either 8 or 16 bit mode. Such design is desirable because memories so designed can be used both with regular 8 bit processors or with the new 16 bit processors. Also, such a memory is required in order to use an 8 bit direct memory access device in a system with a 16 bit processor and memory. The Marinchip Systems M9900 processor was designed to run in the manner described above. A prototype of the processor with 16 bit mode operation was tested in January 1978, and the production model of the processor was demonstrated at the West Coast Computer Faire in March 1978, running with mixed 8 and 16 bit memories and an 8 bit direct memory access disk controller. At the Faire, our scheme for 16 bit operation was presented at the S-100 standards meeting. The S-100 standards committee later adopted it in the proposed standard.

The bidirectional 16 bit bus proposal, as integrated into the proposed standard, has many advantages. It requires no new hardware signal routing (compared to a separate 16 bit bus, or a split mother board). It requires only two new bus lines: the 16 bit request from the processor, and the 16 bit acknowledgement from the memory. Finally, and most importantly, it allows a smooth transition from a primarily 8 bit world to the coming 16 bit era. Users' investment in 8 bit memory, input/output, and direct memory access devices is protected, as these devices continue to run without modification, while 16 bit processors and devices can be added as they become available. The 16 bit processor, when executing out of 16 bit memory, operates at its full rated speed,

To answer the objections raised to this proposal by John C McCallum in the same issue, allowing 8 bit memory boards to operate in their original mode allows them to work with a 16 bit processor with no problems. If a memory board works with an 8080, it will work in 8 bit mode with the new processor. Processor Technology's parallel bus affects only the SOL computer, as far as I know, and not any of their accessory boards. In any case, their 3P+S, VDM-1, and 8KRA memory work fine with the M9900 processor. Since the SOL has the processor integrated in the system rather than on a separate card, users are not likely to change it anyway. Finally, nobody expects anybody to rewire anything under the 16 bit proposal. The most attractive facet of the proposal is that it allows existing hardware to run as it does now, while allowing new hardware to run with unimpaired performance.

If the S-100 bus is to remain the dominant bus for modular system construction, it must accommodate the existing and forthcoming 16 bit processors. I feel the proposed 16 bit standard is the best route to this goal.

REFERENCE

Morrow, G, and Fullmer, H, "Proposed Standard for the S-100 Bus," *Computer*, May 1978, page 84.



Russell F. Roth, President, Roth Computer Processing, Indianapolis, IN: "Bookkeeper and **Autoscribe** are flexible enough for almost any business application. MicroSource narrows the applications gap between micros and the other guys . . . refreshing for packaged systems."

Chuck Faso, Owner, Computerland of Niles, IL: "You cannot find more for your money anywhere. **Autoscribe** is the easiest to operate I've seen. It does everything you would want to do with word processing. There's just no competition at this price."

Norm Dinnsen & Dave McDonough, Owners, Computerland of San Diego: "We like to sell systems we can depend on. That's why we sell MicroSource. MicroSource software is more business-oriented, the systems are a lot cleaner and they use good dependable equipment.

"MicroSource has the best documentation we've yet to see. Bar none. We're looking forward to more MicroSource packages."

Autoscribe — The Paperwork Manager". Here's the lowest-cost answer to your office paperwork problems. And, the only word processor that's also a small business computer. Less than \$8,000 (under \$200/ mo. on a financing lease) with a North Starbased system (sugg. list).

Bookkeeper — **The Office Accountant**^{**}. Now you can use the same system used by CPA firms to prepare your monthly statements. What used to take you days now takes just hours. Just \$7595 (under \$200/ mo. on a financing lease) with a North Starbased system (sugg. list).

MICRO SOURCE

1425 W. 12th Place • Tempe, Arizona 85281 • (602) 894-9247 • Cable: MICROAGE Telex: 165 033

The following are trademarks of The Phoenix Group, Inc. MicroSource, Autoscribe, Bookkeeper DEALERSHIPS STILL AVAILABLE

Steve Ciarcia POB 582 Glastonbury CT 06033

Build a Computer Controlled Security System for Your Home



"Steve? Lloyd? How did you get in?" I jumped back in my swivel chair in surprise as they approached.

"Joyce let us in."

It wasn't unusual for Steve and Lloyd to drop over. We've been friends and fellow computer buffs for years. The surprising part was that they hadn't seen my new basement since I had moved and they decided not to wait for an invitation.

"Boy, when you said you moved to the woods, you really meant it." I was sure that a western Long Islander like Lloyd probably considered more than three trees and a hedge in a yard a forest, but I did have to admit that the last 100 yards along my dirt road was a real killer. "How do you plan to get out of here in the winter?"

A picture of Nanook of the North complete with dogsled and team flashed into my mind. I felt the cold wind blowing in my face and frosty icicles forming in my bushy beard. Protecting my eyes from the blizzard conditions with a heavily gloved hand, I searched the horizon for the faint wisp of smoke rising from a chimney that would provide some respite from the harsh winter. The whip in my other hand was glazed with ice and no longer produced the crisp snap that was necessary to command the attention of the lead sled dog. The iciness enveloped me and began to cloud my consciousness. I could only hope that instinctual survival reactions would be triggered in time. . . .

"Steve! What are you going to do in the winter?" Lloyd repeated, breaking me from my trance.

Software consulting by Steve Sunderland

Part 1

Thoughts of my arctic ordeal instantly dissolved and the true answer came to mind. "A Jeep came with the house. Come over when it snows and I'll show you how to plow a road."

Lloyd shuddered. The thought of being bounced around in a Jeep while plowing a rutted dirt road was more than he could take. "No thanks. Maybe I'll watch – from inside!"

Before I could discuss the merits of mechanized dogsleds and their relationship to my fantasy, Steve asked a question I had been concerned about but had not yet resolved. "Have you thought of a security system for this place?"

"Actually, I've done more than think about it, I've started to design one." I was aware of my new isolation, and while crime was an important consideration, any security system I designed would do far more than just ring an alarm bell.

"Yeah! You ought to see the system I have," Lloyd piped in. "It cost a fortune, but anybody breaking a window or opening a door will set it off. It automatically dials the police too."

"Lloyd, I've been to your house. It's wired like Fort Knox! You've got foil tapes on every window like a jewelry store. This house is a contemporary, if you didn't notice as you entered. Do you realize how much glass there is in the living room alone?"

"It's a pretty foolproof method," he answered as though not hearing my question.

"Well . . . ," I continued, "there are over 300 square feet of glass in that one room. All I need is 300 square feet of strips. And didn't you say you often had false alarms in the spring and fall when the temperature variations induced cracks in the tapes?"

"Hold it Steve. Lloyd was only talking about one possibility. You don't have to install the same system. In fact there must be dozens of commercial burgler alarms you could have installed."

Steve was right. "I'm sorry guys. Moving out here in the woods has pointed out the need for self-sufficiency and independence. That's why I have the wood stove over there. I'm even going to install an auxiliary gener-

Copyright © 1978 by Steven A Ciarcia. All rights reserved. ator to power the water pump and lights. The only item I haven't settled yet is the security system.'

"Isn't it a simple matter of stringing some door and window switches, an on/off key switch, and an automatic dialer?"

"Sure Steve, if I wanted a simple burglar alarm. You should know me better than that, though. Reasonably priced commercial systems are nothing more than what you've described. As soon as you add time related activations, battery backup, intrusion sensing to cover approach roads and surrounding property, and a decision making capacity from the alarm controller, dedicated logic becomes too expensive."

"What kind of system do you have in mind?" inquired Llovd.

"Actually I haven't finalized all the details, but the system I want would do things like turn on the outside lights as I drive up to the house, activate 115 VAC appliances in either a preprogrammed sequence or randomly, have display panels in the bedroom and down here in the basement to track

SECURITY SYSTEM OUTPUTS

anyone approaching the house, and of course all the usual fire and burglar alarm functions."


"Wow, Steve!" Lloyd's eyebrows rose a little as the security system was unveiled. "That would take a computer!"

"Exactly!" I exclaimed.

Steve looked at me, then at the big (by microcomputer standards) computer to my left. His technical mind did a quick calculation on the battery backup requirements for my 64 K dual disk computer system.


"I suppose you've laid in a separate power feeder from the Grand Cooley Dam to keep this dinosaur running?" he said.

"Don't be funny. The computer I propose to use is a single board microcomputer, programmed to provide the sophistication I want but versatile enough to allow logic changes and easy hardware expansion." I reached into the drawer behind me and pulled out a foot square populated printed circuit board and passed it to Steve, "Here's the computer." Both Steve and Lloyd eyed the odd looking



SECURITY SYSTEM INPUTS

ULTRASONIC SENSORS INFRARED SENSORS CONTACT CLOSURES SMOKE DETECTORS HEAT DETECTORS WATER I FAKAGE POWER FAILURE KEY SWITCHES TAMPER DETECTION PANIC BUTTON



circuit. "It's an Intel SDK-85 kit which uses an 8085 processor. With a little additional programmable read only memory to store the program, some ultrasonic and infrared sensors, contact switches at strategic locations, a house wired for remote AC control of lights and appliances, and about a mile of wire, I'll be in business. I only pray for divine inspiration as I sit down to assemble the program."

"Hey, this sounds fascinating. Why not a computer controlled security system!" Steve seemed more elated at the prospects of my design than I did. He was a control systems engineer by trade; I could sense he was already writing the control algorithms in his mind.

"You wouldn't want to help me write the software would you?" I asked.

"Sure, sounds like fun."

"Only you would consider writing software fun." Lloyd pointedly remarked to Steve. "I'm more interested in the hardware." Turning to me he continued. "Tell me about your design. Is the SDK-85 inexpensive enough to dedicate to an alarm system? What kind of a battery backup supply are you making? What kind of sensors are you putting outside on the roads? Did you add that infrared scanner you already wrote about?"

"Hold it guys. One question at a time. Maybe I'd better start from the beginning."

Anatomy of a Computerized Security System

The primary requirement for the hardware and software used to implement a sophisticated home security system is flexibility. Considerable flexibility is required to allow you to structure a system which executes a variety of functions. These functions include not only the menial tasks of notifying residents that an intruder has entered the home and signaling the authorities, but also those activities necessary to enhance one's "quality of life." Such items include starting the electric percolator at the proper time each morning or turning on the cooling system in the wine cellar when the temperature goes above 64°F.

The system to be introduced in this article and detailed in the next two BYTEs has the hardware and software features of a sophisticated home control and security system, a system which may also be adapted to perform some of the basic routine control functions you may want to perform around the home or office (see figures 1 and 2). It has three major components:

- The microcomputer and its associated hardware.
- 2) Event-table-driven software set.
- 3) A sophisticated array of sensors.

Each of these items will be detailed in the succeeding sections of this series. Part 2 will describe the Intel SDK-85 single board computer which satisfies the intelligence requirements of the security system, the hardware modifications necessary to add additional programmable and erasable programmable memory to the SDK-85 kit, and a description of the various control modules comprising the software set of the system. The third article of the series will discuss sensor design, uninterruptable power supply requirements, design and construction of an indicator panel to display monitored conditions, and, finally, example software that

TARBELL SETS STANDARDS For Hobbyists and Systems Developers

Sales to thousands of hobbyists over the past two years have proven the Tarbell Cassette Interface to be a microcomputer industry standard. Tarbell Electronics continues research and development to produce new and efficient components to fill hobbyists' changing needs.




TARBELL FLOPPY DISC INTERFACE

- · Plugs directly into your IMSAI or ALTAIR* and handles up to 4 standard single drives in daisychain.
- Operates at standard 250K bits per second on normal disc format capacity of 256K bytes.
- Works with modified CP/M* Operating System and BASIC-E Compiler.
- Hardware includes 4 extra IC slots, built-in phantom bootstrap and on-board crystal clock. Uses WD 1771 LSI Chip.
- · Full 6-month warranty and extensive documentation.
- PRICE: Kit \$190 Assembled \$265

TARBELL **CASSETTE INTERFACE**


- Plugs directly into your IMSAI or ALTAIR*
- Fastest transfer rate: 187 (standard) to 540 bytes/second •
- Extremely Reliable—Phase encoded (self-clocking) •
- 4 Extra Status Lines, 4 Extra Control Lines •
- 37-page manual included •
- Device Code Selectable by DIP-switch
- Capable of Generating Kansas City tapes also .
- No modification required on audio cassette recorder •
- Complete kit \$120, Assembled \$175, Manual \$4
- Full 6 month warranty on kit and assembled units





Compatible Disc Drives

Ask about our disc drives priced as low as \$525.



CP/M with BASIC-E

and manuals: \$100

- Gold plated edge pins
- Takes 33 14-pin ICs or
- Mix 40-pin, 18-pin, 16-pin and 14-pin ICs
- Location for 5 volt regulator
- Suitable for solder and wire wrap
- ALTAIR/IMSAI compatible Price: \$28.00

For fast, off the shelf delivery, all Tarbell Electronics products may be purchased from computer store dealers across the country. Or write Tarbell Electronics direct for complete information.

*ALTAIR is a trademark/tradename of MITS, Inc. CP/M is a trademark/tradename of Digital Research



Model 1010

950 DOVLEN PLACE • SUITE B • CARSON, CALIFORNIA 90746 (213) 538-4251 • (213) 538-2254

Circle 360 on inquiry card.




Photo 1: The Intel SDK-85 sinale board computer. that forms the heart of the computer controlled security system described in this article. Note the additional erasable read only memory and programmable memory added In the prototyping section at upper left. For more information about the SDK-85, contact Intel, 3065 Bowers Av, Santa Clara CA 95051, attention: Rob Walker.

demonstrates the versatility and ultimate capability of a computer controlled security system.

By this time you may be wondering why I used an Intel SDK-85 microcomputer in building this system. Before I answer this question, let's discuss the general requirements.

A computer home security system's link with the real world is its sensors. The sensing devices must be small, reliable, low power, and capable of detecting exceptional sound, light and motion. No single device I used was capable of detecting changes in these three conditions, with the exception of the infrared scanner described in a previous article (see "I've Got You in My Scanner! A Computer Controlled Stepper Motor Light Scanner," by Steve Ciarcia, November 1978 BYTE, page 76). A variety of single function sensors provided the necessary inputs: ultrasonic devices to sense motion within the monitored area, pressure switches to monitor the removal or the addition of a mass (such as a foot on the stairs to the Circuit Cellar), photoelectric devices to detect movement between monitored points, and an array of contact closures to signal the opening and closing of strategic doors and windows.

All inputs to the computer are designed to be discrete in nature. That is, they exist

as switched outputs and appear to the computer as either a high or low logic level in the activated state, depending on the particular sensor. The majority of the sensors have relay outputs and can be wired in series or parallel combinations to cover wide areas or to give redundant indication. An illustrative example is using the series combination of an ultrasonic and infrared sensor to cover large open areas. The failure or false indication of a single input will not cause a false alarm, since both sensors must have a positive "intruder" presence. In effect, the signals from the two devices are logically ANDed. More on these techniques when we discuss sensors.

The Alarm Contains More Than a Switch and a Bell

Functions other than the detection of intrusion have been incorporated in the system. These functions are centered on the safe operation of the home or office, and are used to detect the status of sump pumps, refrigeration systems and water pumps. Failures of these devices are detected by the system again via simple contact closures. The detection of smoke and fire has been incorporated into the system for the protection of the property and its occupants.

Figure 3 is the floor plan of a contem-

YOUR NEW LIFE STYLE!

Discover How to Improve Your Personal Abilities

An amazingly powerful application of a computerized personal information management system. In handy booklet form.

- Increase your personal capabilities
 Save money
- Improve your ability to plan
- Locate important facts quickly
- Eliminate the drudgery of routine chores

These all add up to a better life style for you! A new way of living which can be more pleasant, bring you more happiness and success.

Information. That's the key. Your command of information is what gives you the power to succeed.

Information For What?

Information you need to make decisions . . . to solve problems . . . to seek creative solutions in real life situations. Information that when under your control will amplify your personal abilities.

You've Heard of the Information Explosion?

Now it's time for an explosion in your personal capacity to deal with a wealth of information. The personal computer is the answer. And now the means is available for you to use it to your personal advantage.

Can a Computer Really Do It?

You bet it can! The power of a personal computer is fantastic. Untold amounts of information can be processed in the blinking of an eye. Chores you've found laborious can be done by your simple command. Facts that have taken hours to find can now be located at the snap of your finger. That's what a personal computer can do

... if YOU know how!

YOU? Yes, you! You need to have the know-how to unleash the power of the microcomputer for your benefit.

Until now only the programmers and designers could make such profitable use of the personal computer. PIMS – the Personal Information Management System – has changed that. You don't have to be a programmer to use PIMS. PIMS is a program which you type into a personal computer. Then

it's just a matter of following the instructions for setting up your own tasks for computer assistance.

Can It Really Be That Easy?

Sure. That's the beauty of a program for information management. It's an alternative to programming from your standpoint. All you do is define the job you want the microcomputer to do. Express yourself in simple commands and statements. Then the microcomputer plus PIMS does the rest.

What Can It Do?

PIMS will enable you to function with increased effectiveness. Use it to balance your check book. It can keep an inventory of your possessions. (Ever store something and afterwards forget where? PIMS will tell you the location!) Use PIMS to plan your day, vacation, education and important life events. PIMS can tutor math, keep your personal mailing list or telephone directory. Use it to keep track of personal disbursements. It can even be used to schedule your TV viewing. And more. Much more. There's practically no limit to the type of applications.

Here's what you get.

All in one neatly bound volume,

- The microcomputer and its potential for personal use
- Ways in which your microcomputer can be helpful in everyday life and serving basic personal needs
- PIMS Personal Information Management System. All the basics and jargon
- PIMS program outline and flow chart
- 15 sample ways in which PIMS can work to your personal advantage
- The complete listing of a practical functional program. Written in BASIC language. Ready to use!

The PIMS program was prepared by SCELBI using Microsoft⁺ compatible BASIC as used in a wide variety of personal computers. Systems like Apple II, Radio Shack TRS-80 (level II), Ohio Scientific 400 and many other small computer systems.



Don't Have a Computer?

Even if you are still just thinking about getting your own personal computer, you should have this book. It will show you in clear understandable terms what you'll be able to accomplish with your own microcomputer.

Is the Message Clear?

PIMS – Personal Information Management System can help you. If you're interested in understanding what role a computer can play in enhancing your life style, get PIMS. It will give you the inside track for getting the most out of a personal computer system.

Get Yours!

PIMS is available in handy booklet form. Your copy is ready for shipment. At only \$9.95* it's got to be the greatest bargain to come along!

Don't Wait.

Get your copy now! You'll discover how you can find your new life style - with PIMS.

Pricing, specifications, availability subject to change without notice. Personal checks may delay shipment. IMPORTANT! Include 75¢ postage/ handling for ach item to be delivered by U.S. Mail Book Rate, or \$2 for each item to be shipped First Class or UPS.

† A trade mark of Microsoft, In

P.O. Box 133 PP STN Milford, CT 06460
YES! i want PIMS Enclosed is \$9.95 plus 75¢ post- age/handling. Or. better yet please charge my Master Charge or VISA account:
Cerd Na
Exp: Date
Bank No.
Name
Address
Stata Zip
Bignature.




Figure 3: Typical arrangement and types of sensors used in the computerized home security system.

porary house similar to my own. For obvious reasons I have chosen not to use one of my own home. The dimensions and layout are similar enough to adequately represent the model and to illustrate the possible quantity, type and placement of sensors, I consider my house a unique application and do not believe that every detail of this system is necessary for adequate security coverage. Less sophisticated photoelectric and ultrasonic sensor designs could be used to monitor a 9 by 12 foot room, but might be inadequate in a much larger room. My home proved to be a sensor development. challenge, since the living room is 42 feet in diameter and the house totals 4800 square feet monitored area. The best procedure to follow is to understand the theory of the system, differentiate between the uniqueness of my application and a general case, and extract those components which satisfy your security needs.

Alarm Priorities

The inputs monitored by this security system are divided into four priority levels, level 0 through level 3:

Level 0

Activation

Level 0 alarms are always enabled as long as the system is operational. Inputs of this type consist of smoke sensors, heat activated switches, and panic button inputs.

Result

Positive closure of any sensor immediately triggers an audible alarm within the residence. Automatic dialing of police, fire and neighbor commences 45 seconds later. This delay allows time to reset system in cases of false alarms, such as burned toast.

See It All at Once!

(with a Screensplitter


Text Editing and Multiple Process Display System

from Micro Diversions)

Mont	History	REPERTING	1	Last Rebost	(Me 2714)
Lispt Lispt Lispt Lispt			AF 12 BF 1 DF 0 HF 3 PG 656 3% FF31 3	C1 36 E1 94 E1 94 E1 21 E1 1 P	etive orts 15 m 21 m 21
The Trips The State	12130 Sprind 16100 Turkey 17130 Coll A 21115 Deers 1000 RETI Humo 2000 FDH 1-10 900 FDH 1-10 900 FDH 1-10 900 FDH 1-1 900 FDH 1-1 900 FDH 1-1 900 FJH 1-1 900 FJH 1-1 900 FJH 1-1 900 FJH 1-10	eut af oven 1	Dear Honi Ges, my nav control war Rehember my codet he he is up in th of old Loya	1 Flouded P	∎ Fiça Iran
	De mine pon	****	0 6 16 24	32 40 4	

unretouched photo

13" or larger slow phosphor monitor recommended



S-100 Buss

VISA master charge

\$395 Assembled \$15 Owner's Guide only

Micro Diversions, Inc. 8455-D Tyco Road Vienna, Virginia 22180 (703) 827-0888

- 40 lines, 86 characters/line
 UPPER/lower case full ASCII
 with special symbols
- Onboard intelligence:
 1K byte fast subscreen control, positioning and text formatting software
- Custom reprogrammable character generator for unusual applications
- 140 page Owner's Guide covering hardware, software, system integration
- Available from stock

\$295 Kit

Level 1

Activation

Level 1 alarms are enabled by a keylock switch input to the computer and are primarily intrusion in nature. They consist of parallel and series combinations of ultrasonic, infrared, and contact closure type sensor inputs.

Result

Positive closure of any sensor immediately triggers an audible alarm inside and outside. The system immediately dials police, contacts the neighbors via a dedicated serial communication link between houses, and turns on surveillance recording devices.

Level 2

Activation

Provision is made to allow entry to the house at selected spots to deactivate the alarm. Entering these points starts a timer which must be reset by deactivating the level 1 alarm system.

Result

Failure to reset the system within the alloted time triggers a level 1 condition with typical level 1 response.

Level 3

Activation

Level 3 is always activated and its input sensors are displayed on a panel as well as being supplied to

	Output	Function
1.	Auto dialer	Automatically calls police, fire, etc.
2.	Audible alarm (intrusion)	Signals that there has been a break-in.
3.	Audible alarm (fire)	Signals detection of fire or smoke.
4.	Level 1 enabled (light next to key switch)	Steady output indicates reset condition; flashing output indicates enabled mode.
5.	Perimeter flood lights	Activated by timer or level 3 input.
6.	Driveway flood lights	Timer activated at dusk.
7.	Low level audible alarm	Signals pertinent combination of events or particular level 3 activation; mounted in level 3 display panel.
8.	Recording instruments	Particular level 1 alarms trigger activation of surveillance recording devices.
9. 10. 11.	3 bit, level 3, display board driver	Multiplexed output controls eight display parameters.
15. 16.	AC circuit 2 AC circuit 3	Six AC power control outputs to lights or appliances which either simulate occupancy through sequential activation or act as remotely controlled outputs to turn on percolators, air conditioners, etc.
18.	Output to neighbor	Indicates fire or intrusion.

the computer for possible action. Sensor inputs include power failure, perimeter intrusion, freezer failure, etc.

Result

Perimeter or approach information can be utilized by the system to turn on outside lights, but the primary purpose of level 3 is to provide a noncritical condition monitoring system for information. The duration of the displayed event is a timed function.

The combination of the four levels uses a total of 20 parallel input bits on the SDK-85.

Alarm Outputs

Unlike the majority of security alarms, which have only a single output to turn on the automatic dialer and alarm bell, this system has 18 discrete output functions. They can be activated in any combination, and are described in table 1.

The particular designations for inputs and outputs are selected for my needs, and are easily redefined due to the program structure and event table software. A pictorial diagram is shown in figure 1. This will be explained in detail next month.

Additional Considerations and Capabilities

Another major consideration in a home security system is the provision of a continuous and reliable power source. This is necessary to sustain operation during electrical interruptions. To assure a dependable power source, the system is powered by an uninterruptable power supply. Necessary input voltage is provided, at all times, by 12 V batteries. The charge on the batteries is maintained by an automatic 115 VAC charger which will charge the batteries when their output voltage falls below a preset value. The output of the power source is used to supply voltage to critical sensors, the status display panel, and the microcomputer. The computer will of course register the occurrence of a power outage,

As stated previously, one capability of this system is the controlled activation of AC outputs triggered by input events or timer generated commands. To accomplish the latter, one needs a time base and a real time clock. The circuit in figure 4 is added to the SDK-85. The real time clock creates a pulsed output with a frequency of 1 Hz. This pulse output signal, when attached to the interrupt

Table 1: 18 discrete functions performed by the author's computer controlled security alarm system.

"My Structured Systems business software has paid for itself in labor hours saved alone."

Mr. Ken Tunnah, Colloid-A-Tron Inc., Buffalo, New York

Says Mr. Tunnah: "The program is designed from a CPA standpoint, for multiple corporations, which we have. It is flexible and gives me the ability to change reporting by profit centers easily. It is up and running quickly, and it just keeps on running. I think it's the best business software available."

The best software available. That's what Structured Systems Group set out to create.

Structured Systems offers three sophisticated accounting systems. Our General Ledger software is big enough for multi-client write-up by the CPA, or multi-corporate reporting for the business, but small enough for the micro budget. The very comprehensive Accounts Receivable and Accounts Payable packages will operate independently, or they will coordinate with the General Ledger.

Our systems record transactions easily and correctly, and provide an audit trail from source document to financial statements. And they will maintain monthly and year-to-date information in dollars and in percentages. And they are reliable.

The three systems interact with the user to set up parameters such as format and headings, account titles and numbering, automatic billing or reminder notices, credit limits, sales reports, a check register, and much more.





bringing the micro revolution to the small business. As a programmer, he knows computers and their languages. As a businessman, he knows business and its languages. And when Mr. Tunnah decided to microcomputerize the accounting function at Colloid-A-Tron, he turned to Structured Systems software.

The software is designed to run on an 8080 or Z-80 CPU with 48K of memory, dual disks with $CP/M^{\textcircled{R}}$, printer, keyboard, and CRT. To make it all work for you, we have provided the most extensive documentation and support in the industry.

We provide the capability to computerize complex accounting functions on relatively inexpensive microcomputer equipment. Ken Tunnah has told us what that means: "I've bucked some trends. I looked around, and decided that with the right software, I could get a micro to outperform a \$45,000 mini. I'm satisfied. It's simple economics."

We can refer you to a growing number of sophisticated retailers experienced in Structured Systems Group business systems. Or we can work directly with you. We'd be happy to provide you with more information on our product line, which includes QSORTTM (a sort/merge program), CBASIC (a business BASIC), NADTM (a mailing and addressing system), and our General Ledger, Accounts Receivable, and Accounts Payable packages.


*CP/M is a registered trademark of Digital Research

/tructured /y/tem/ Group

5208 Claremont Avenue Oakland, CA 94618 Call us at (415) 547-1567. Or write Dept. B7.

Putting the Microcomputer in Business.

TO INTERRUPT



IC3

Figure 4: Real time clock circuit used to provide a once per second pulse to update the SDK-85 time of day software.

+ 5V

input line of the 8085 and combined with proper software, provides the alarm system with a time of day clock having resolution of 1 second. The current time in hours, minutes and seconds is constantly displayed and updated on the 6 digit LED display on the SDK-85 board. This gives a constant indication of system operation and readiness. This display can be deactivated to conserve power during a power interruption.

The time of day clock is not the only operator interface. An additional display panel is remotely located in the bedroom




Photo 2: Prebuilt commercial ultrasonic transmitter (small board) and receiver available from Bullet Electronics; for use across doorways, rooms, etc.

or similar area where current system status can be viewed. This display is not meant to indicate the obvious, but rather to make the resident aware of less critical but equally important matters. In the event of a fire or outright break-in, the system would activate the necessary counter measures and notify the authorities. Flashing a tiny light emitting diode (LED) on a panel will hardly be noticed in all the noise of the sirens.

74LS92

5

10

A third level of sensors monitors approaches to the house, the perimeter, and important events such as water leaks and power failures. While the system may still turn on outside lights if desired, this panel would immediately notify the resident of someone passing through the property, or of a power failure. When you live in the woods, these are all important considerations.

Using an Intel SDK-85

The microcomputer system utilized in this security system was constructed around an Intel MCS-85 system design kit (SDK-85). It was chosen because of the basic features it provides to the experimenter. Included in this \$250 kit are all the materials necessary to build a basic computer system which can be modified easily with additional programmable read only memory containing the security system software. The main features provided in the standard SDK-85 include:

- 8085 processor utilizing the 8080A instruction set.
- Interactive 6 digit LED display and 20 key keyboard.
- 110 baud 20 mA current loop interface.

the \$988 Surprise . . .

If you haven't looked carefully at the Level-II 16K TRS-80, you're in for a big surprise! Level-II BASIC gives TRS-80 advanced features like comprehensive string handling, multi-dimension arrays, multi-letter variable names. named cassette files, full editing, integer arithmetic, single (6-digit) and double (16-digit) precision arithmetic, formatted printing, memory-mapped video (print directly at any of 1024 screen positions), 128x48 video graphics (may be intermixed with text), error trapping, auto line numbering, TRACE, PEEK and POKE . . . to name just a few. Because Level-II is in ROM, TRS-80 powers-up ready to go with the full 16K RAM available for your use.

This means TRS-80's memory is equivalent to a 28K RAMbased system.

New for 1979—TRS-80's numeric (calculator) keypad included on every 16K computer, and available as an add-on for present owners.

TRS-80's modular design allows easy expansion. Add up to 48K RAM, Expansion Interface, printers, 1 to 4 Mini-Disks, RS232C, telephone acoustic couplers, Voice Synthesizer, dual cassette recorders, our System Desk and Printer Stand, Surprisingly, these are not promises of things to come, but real products being delivered right now. Software from games to General Ledger are available, with more cassette and disk software being added monthly.

Radio Shack's 58 years of consumer electronics leadership, our 50 regional repair centers (growing to 100 this year), our new Radio Shack computer centers, and our NYSE-listed billion-dollar parent, Tandy Corporation, insure that customer support is always available right where it should be—locally.

So if you haven't seriously looked at TRS-80 yet, ask your local Radio Shack for our new 20-page fact-filled catalog and be prepared for a \$988 surprise. Surprising power features—price—support! Level-II 16K systems include everything pictured, plus the manual. Better to be surprised now... before you choose the wrong microcomputer system.

> 16K *Available* RAM 12K Level-II BASIC in ROM Full-Size Typewriter Keyboard U.L. Listed, Portable Complete . . . Plug in and Use

NEW! Numeric Calculator Keypad

Radio Shack

A DIVISION OF TANDY CORPORATION • FORT WORTH, TEXAS 76102 OVER 7000 LOCATIONS IN NINE COUNTRIES



Photo 3: Heat sensor designed to trip above 135° F, typical of the type often used in combination with smoke detectors.




Photo 4: Typical commercially available sensors. Shown are a panic button (left) and magnetic door switch, available from GC Electronics, Rockford IL, and Radio Shack, respectively.

- Comprehensive read only memory based monitor (2 K bytes).
- 256 bytes of programmable memory.
- 38 parallel input output (10) lines.
- Three user-vectored interrupts.

The presence of a good monitor, a quantity of IO bits, vectored interrupt capability, and an interactive keyboard and display were the primary reasons for the choice of this unit. As previously stated, the real time clock interrupts the system every second. While interrupt capability is not absolutely necessary to the design of a security system, it does insure that events which may become critical to the performance of a system are not missed. For example, let's assume that maintaining an accurate time base is required, and that the system maintains time by a pulsed input. If this input is interfaced to the computer via a line on an input port, it may be possible at times (depending on processor load) to miss the event, thus causing the system to slowly lose its time synchronization to the real world. However, if this input is interfaced to the system via an interrupt line, the system will not "miss ticks" due to processor overhead. Should the processor be busy at the time the interrupt occurs, two possible conditions could exist. First, the routine being executed could have temporarily inhibited interrupts. This will only delay the processing of the timer interrupt: when the interrupts are enabled by the routine the processor will recognize that the interrupt is pending and vector to the appropriate address to begin processing the interrupt. Note that, should interrupts be inhibited for a period longer than the frequency of the interrupt, "missed tick" conditions will occur. Therefore, one should always be aware of the maximum time during which interrupts will be inhibited. The second condition which can arise during the processing of interrupts is that the processor might be busy executing a module with the interrupts enabled. In this case the processor will immediately vector to the routine to process the interrupt. Upon completion of the interrupt processing, control is returned to the interrupted module.

The keyboard and display are important to the operation of the security system. These units are utilized extensively in the startup of the system.

It is through this facility that the user initiates the operation of the system, notifies the computer of the current time of day so that it may initialize the software clock, and can utilize the monitor to diagnose problems within the system. For example, the key-

Introducing the simple TRS-80 Up-grade

Fast, easy, guaranteed expansion to 16K at less than half the price of Radio Shack.

Ithaca Audio makes it simple

No false starts and finding you need some little item or special tool. Our Kit contains all the parts: 8 prime dynamic RAMs and a complete set of preprogrammed jumpers. No matter which model you have (even if you later purchase Level II software), you're covered.

Complete Instructions

Our easy-to-follow directions cut installation time to just minutes. You can do it yourself—with no soldering! All you need is a household screwdriver.

100% Guarantee

Like our kit, simple: if a part ever fails, we replace it, FREE.

Available now

Order from your favorite retailer. If by chance he hasn't stocked them yet we'll ship him your Kit right away.





P.O. Box 91 Ithaca, New York 14850

Available off-the-shelf at these fine computer dealers.

1978 Ithaca Audio

AL: BIRMINGHAM: Computer Center, (205) 942-8567. HUNTSVILLE: Computeriand, (205) 539-1200. CA: BERKELEY: Byte Shop, (415) 845-6366. EL CERRITO: Computeriand, (415) 233-5010. HAYWARD: Computeriand, (415) 538-6060. LOS ALTOS: Computeriand, (415) 941-8154. MARINA DEL REY: Base 2, (213) 822-4499. MT. VIEW: Digital Deli, (415) 961-2670. SAN FRANCISCO: Computeriand, (415) 538-6060. LOS ALTOS: Computeriand, (409) 224-6064. SAN HRAFAEL: Computer Demo Room Inc., (415) 457-9311. WALNUT CREEK: Computeriand, (415) 935-6502. DE: NEWARK: Computeriand, (303) 738-9656. FL: FT, LAUDERDALE: Computer Age, (305) 791-8080. POMPANO BEACH: Computer Age, (306) 496-4999. TAMPA: Micro-computer Systems, (813) 879-4301. IL: NILES: Computeriand, (312) 967-1714. OAK LAWN: Computeriand, (312) 422-8080. POMPANO BEACH: Computerland, (309) 686-6252. KS: OVERLAND PARK: Personal Computer (913) 649-5942. WICHTA: Computer Systems Design, (316) 265-1120. KY: LOUISVILLE: Computerland, (502) 425-8308. MA: CAMBRIDGE: Computer Shop, (617) 661-2670. MD: ROCKVILLE: Computeriand, (301) 948-7676. MI: ANN ARBOR: Newman Computer Exchange, (313) 943-2000. ROYAL OAK: Computer Mart, (313) 576-0900. NJ: ANDOVER: Allantic Microsystems, (201) 544-9178. MY: BUFFALO: Computer Iand, (16) 836-6511. ITHACA: Computer Sign and (11) 382-1318. ISELIN: Computer Mart, (201) 830-9600. NCCASUNNA: Computer Hut, (201) 544-4977. NY: BUFFALO: Computer Iand, (16) 836-6511. ITHACA: Computer Solutiona, (513) 223-2348. DK: OKLAHOMA CITY: Micro World, (607) 739-9600. NEW YORK CITY: Computer Mart of New York, (212) 666-7923. SYRACUSE: Computer Solutions, (513) 523-5701. DALLAS: KA Electronic Sales, (214) 634-7870. GARLAND: Olgital Research Corp., (216) 687-8643. STATE COLLEGE: Microcomputer Products Inc., (514) 238-7711. TN: KNOXVILLE: Eastern Microcomputer, (615) 584-8365. TX: AUSTIN: ComputerMand, (152) 452-5701. DALLAS: KA Electronic Sales, (214) 634-7870. GARLAND: Olgital Research Corp., (214) 614-285-7811. DALLAS: KA Electronic Sales, (214) 634-7870. GARLAND: Olgital Research Corp.,

board and display allow the user to initialize the system by:

- Resetting the processor by depressing the Reset button.
- Entering the 4 digit address of the



Photo 5: Steve Ciarcia installing a heat sensor over the printer and the Selectric in the circuit cellar.

start of the security system cold start module, which will be displayed, as entered, on the display.

• Depressing the Go button.

The functions provided for debugging the system include:


- The ability to examine the contents of memory locations registers both randomly and sequentially.
- The ability to load new values into memory and registers both randomly and sequentially.
- The ability to single step the execution of a software module.
- The ability to generate vectored interrupts from the keyboard.
- The ability to initiate execution from various addresses.

The monitor provided in the SDK-85 resides in 2 K bytes of read only memory. It contains the software required to service the commands the processor receives from the keyboard, the routines to drive the 6 character LED display, the algorithms to process and serve Teletype (or other serial IO device) requests and the software to handle serial IO communication. This monitor also provides the vectored interrupt trap locations which in turn direct control to user-supplied modules.

Several of the monitor routines are very useful to the operator and were used extensively to display input data and do the initial debugging.

Four modules are provided for sending and receiving data to or from the Teletype. These are:

- Console input which returns an ASCII character received from the Teletype to the requesting module.
- · Console output which transmits an



ASCII character from the sending module to the Teletype.


- Carriage return/line feed which outputs to the Teletype a carriage return followed by a line feed.
- Hexadecimal number printer which converts a byte of data to two ASCII characters (hexadecimal 0 thru F) and outputs them to the Teletype,


Three modules are provided for sending and receiving data to the keyboard/LED display. They are:


- Update data which displays the contents of register A on the data field of the display in hexadecimal notation.
- Read keyboard which returns to the requesting module the character entered on the keyboard.
- Output data which outputs data to the address or data field of the display.

The security system software is comprised of a set of highly structured modules (see figure 5) used to process records passed from one module to another. Within this structure the initiating event can come from one of two sources, the detection of an external event or the occurrence of a time event. The occurrence of an external event is detected by the digital scan module; the occurrence of a time event is detected by the timer interrupt processor. When either of these modules detects the occurrence of an event that requires further processing, it passes an event index to the event processor, which will initiate the processing of the event. The event processor utilizes the event index to extract the response records associated with the event in question from the event record. It then transmits this data to the response processor, which will perform the required response (ie: output a contact closure to

turn on a siren or autodialer, or activate a special application module). The detailed structure and functions of the various tables and modules that make up the security system software set will be described in part 2 of this 3 part series.







Everything you've ever wanted to know about microcomputers in ONE complete book for only \$10.95

Over 400 pages. Full 81/2" x 11" size.



The ultimate book about microcomputers. Written by experts ...SCELBI and BYTE. Over 400 pages. A collector's item, featuring The Basics

from the first 16 issues of BYTE and SCELBI's classic library of books. Your microcomputer bookshelf is incomplete without this priceless edition.

7ou can't buy information organized like this anywhere. This is the book that everyone who is into microcomputers needs for reference, for ideas, for clues to problem solving. It is a truly authoritative text, featuring easy-to-read, easy-to-understand articles by more than 50 recognized professional authors, who know and love microcomputers from the ground up. Logical and complete, it features many glossaries, and is illuminated with profuse illustrations and photographs.

The Scelbi/BYTE Primer is divided into four logical sections, that take you from point "0" through building and programming your own computer... step-by-step-by-step.

What can you do with a microcomputer? Checkbook balancing. Recipe converting and food inventory. Heating and air conditioning control. Home and business security and management. Playing the ponies. Analysis of the stock market. Maintaining massive data banks. Self-instruction. Toys and games. Small business accounting and inventory. And lots, lots more. How does a microcomputer do it? Lots of "how to" theory. Introducing you to microcomputer operation. 6800, 6502, Z80 CPU chip capabilities. RAM and ROM memories. Addressing methods.



Over 400 pages. Selected articles from BYTE and SCELBI books. Profusely illustrated. Many photographs. \$10.95, plus \$1 shipping and handling.

How to control peripherals. Transmission of information to and from computers. Magnetic recording devices for bulk storage. Analog to digital conversion. How a computer can talk. Other I/O techniques. And more.

Order your copy today!				
SCELBI COMPUTER CONSULTING INC.	BITS			
Post Office Box 133 PP STN	25 Route 101 West			
Post Office Box 133 PP STN Dept. B Milford, CT 06460	Paterborough, NH 03458 1-800-258-5477			

Prices shown for North American customers. Master Charge. Postal and bank Money Orders praferred. Personal checks delay shipping up to 4 weeks. Pricing, specifications, availability subject to change without notice.




All about building a microcomputer system. Over 12 complete construction articles. Flipflops. LED devices. Recycling used ICs. Modular construction. Making your own p.c. boards. Prototype board construction. Make your own logic probes. Construction plans for 6800 and Z80 computers. Building plans for I/Os — TV and CRT displays, cassette interfaces, etc. Mathematics functions. ROM programmer. Plus much, much more.

How to program a microcomputer. Programming for the beginner. Assembling programs by hand. Monitoring programs. Number conversions. Game of Hexpawn. Design your own assembler. Lots more.

And that's only the beginning! Others have spent millions acquiring the type of microcomputer information found within the 400 pages of **The Scelbi/ BYTE Primer.** But, it costs you only \$10.95, plus \$1 for postage and handling, complete! You know the quality of Scelbi and BYTE. This is your assurance of excellence throughout this MUST text. Order your copy today! And, get one for a friend!

First Time Offer for the Micro Market





DATA-SCREEN® TERMINAL

A NEW LOW COST, MICROPROCESSOR CONTROLLED CRT TERMINAL

QUALITY - APPEARANCE ECONOMY

ONLY \$995.00 (QTY 1) **DELIVERED CONT. USA**

90 DAY WARRANTY GUARANTEES YOU YOUR EQUIPMENT WORKS PROPERLY

1 YEAR EXTENDED WARRANTY AT SPECIAL RATES

Odd, even or deleted

with error displayed as

50, 75, 110, 134.5, 150,

300, 600, 1200, 1800, 2000, 2400, 3600, 4800,

7200, 9600 BAUD

Our Specifications Before You Buy SPECIFICATIONS

DISPLAY

SCREEN CAPACITY, CHARACTERS 2000 CHARACTERS PER LINE 80 NUMBER OF LINES 25 VIEWING AREA 54 square inches (137 1 cr CHARACTER SIZE 0.20" high x .08" wide (5 mm high x 2.03 mm wide REFRESH RATE 60 Hz (50 Hz available) SCAN METHOD Raster CHARACTER GENERATION 5 x 7 character in an 8 x 10 dot matrix Blinking block CURSOR. MEMORY TYPE

OPERATOR CONTROLS

POWER ON/OFF SWITCH ... On rear of unit BRIGHTNESS CONTROL On rear of unit

POWER REQUIREMENTS

Model 501 - 115 volts, 60 Hz, 100 watts nominal Model 502 - 230 volts, 50 Hz, 100 watts nominal

	BRIADING:	· within we have
	DATA BIT 8	1,0 or deleted
	PARITY	with error dis
m)	STOP BITS	1 or 2
5.08 ;)	DATA TRANSFER RATE	50, 75, 110, 13 300, 600, 1200, 2000, 2400, 360 7200, 9600 BA
	STANDARD FEATUR	ES

DATA FORMAT

DATA BITS


ATURES INVERSE VIDEO Operator or software

selectable TRANSMIT MODES . Half or full duotex (switch selectable) DATA ENTRY Top or bottom line END OF LINE BELL CURSOR ADDRESS Load and read DISPLAYABLE CHARACTERS 126 (including space) CURSOR CONTROLS Up, down, left, right, home, return AUTOMATIC ROLL-UP Switch selectable

AUTO CARRIAGE RETURN AND LINE FEED MONITOR MODE

Switch selectable . Special "Monitor" Mode allows display of control codes (first two columns) of ASCII NATIONAL DISTRIBUTOR FOR Code Chart)





918 - 622-1058

VISA

3S SALES, INC. P.O. Box 45944



OLDEST INDEPENDENT COMMERCIAL CRT TERMINAL MANUFACTURER

Tulsa, OK 74145

Go First Class

Circle 379 on inquiry card.

INTERFACE

An Exposure to MUMPS

David D Sherertz University of California San Francisco CA 94143

About the Author

David D Sherertz is a senior systems analyst in medical information science at the University of California, San Francisco. His activities include design analysis, medical programming and technical writing. For the past three years he has been actively involved in the MUMPS standardization effort, and is currently chairman of the Subcommittee for Lanauaae Development within the MUMPS Development Committee.

Command	Provides for
Command BREAK CLOSE DO ELSE FOR GOTO HALT HANG IF KILL LOCK OPEN QUIT READ SET USE VIEW	Provides for access points for programming and debugging aids relinquishing device ownership generalized subroutine calls conditional execution generalized iterative execution generalized iterative execution generalized transfer of control terminating execution suspending execution for a specified period of time conditional execution expunging specified variables and their values a generalized interlock facility for concurrent processes securing device ownership explicit termination of a DO or FOR command specifying data input assigning values to variables designating a specific device for input and output an access point for examining machine-dependent information
VIEW WRITE XECUTE Z	an access point for examining machine-dependent information specifying data output execution of string expressions as program text implementation-specific extensions

Table 1: Commands in the MUMPS language. The execution of any command can be made conditional by adding a logical expression to the command word. MUMPS is a general purpose interpretive language developed at Massachusetts General Hospital and designed for use in writing conversational programs. It features string manipulation, pattern matching ability and timing functions. MUMPS (Massacusetts General Hospital Utility MultiProgramming System) was developed in the mid 1960s as a timesharing system for a modest minicomputer. A general purpose interpretive language, also called MUMPS, is an integral part of the system. The MUMPS language contains a powerful set of string manipulation capabilities, a pattern matching facility and timing functions, all of which facilitate the creation of conversational programs. In addition, users can share access to a hierarchically organized data base, with the file management details transparent to the user.

Recently, the American National Standards Institute approved the MUMPS programming language as a national standard, joining FORTRAN, COBOL, and PL/I in that category. The existence of a MUMPS standard and the robustness of the features included in the standard language make MUMPS an attractive choice for the development of interactive applications. This article gives an overview of Standard MUMPS, emphasizing its capabilities.

Commands and Variables

The MUMPS language is based on the set of commands summarized in table 1. Any command name can be abbreviated to its first letter (the HANG command is distinguished from HALT by the presence of an argument). Supplemental commands are usually added by implementors to support program creation, editing, debugging and storage. The execution of any command (except IF, ELSE or FOR) can be made conditional by adding a logical expression to the command word. The conditional command is then executed only if this "postconditional" is true. A maximum time limit can be placed on the actions of certain commands (LOCK, OPEN and READ). For example, the command OPEN TAPE:30 will periodically attempt to acquire the device TAPE for 30 seconds. If the unit is not available within this time, the command proceeds as if it were completed and a special variable is set by the system to allow checking for the expiration of the timer.



GLOSSARY

Argument: The independent variable upon whose value a function depends. For the function $y=\cos(x)$, x is the argument of the function.

Binary Operator: An operator which acts on two operands. For example, the addition operator (+) is a binary operator. Also known as a dyadic operator. Compare *Unary Operator*.

Binding: The action of associating machine addresses with the symbolic addresses of a computer program.

Case Statement: A type of "multiple choice" statement in which the execution of the statement depends on the numerical value of an argument contained in the statement.

Global Variable: In MUMPS, a variable that can be defined by any authorized user and can be used

(referenced) by any user's program.

Literal: A constant value (as opposed to a variable).

Local Variable: In MUMPS, a variable that can be defined and used by only one user and that user's program (which may consist of many segments).

Scope: The portion of a program in which the definition of a variable (but not necessarily its value) remains unchanged.

Truncate: Usually means to reduce the precision of a number by arbitrarily removing low or high order digits without adjusting the remaining digits. The number 4.5673 could be truncated to 4.5, for instance.

Variable: A name or symbol which in principle can take an arbitrary value during execution of a program.

MUMPS contains only one explicit data type: the variable length character string. Certain contexts require an implicit interpretation of a value as a real number, an integer or a logical value. Unambiguous rules are defined for mapping a string into the requisite data type. Variables in MUMPS are created dynamically by assigning values to them (as in APL and BASIC). There is no scoping or binding of variables. Variables exist across program boundaries and can only be removed with the KILL command.

Each MUMPS user has a private variable space, called "local variables" which only that user can access and modify. There is also a common data base called "global variables" which any authorized user can inspect or change. Both local and global variables can be subscripted to any depth; subscripted variables are stored as sparse arrays, with storage allocated only for defined subscripts. A third class of variable is called the "special variables." These are reserved variables, distinguished by a leading dollar sign (\$). The special variables are maintained by the MUMPS system for a variety of purposes, including line and column control on IO devices, current data and time, process identification and timers.

Date Base Management

MUMPS global variables, or globals, are tree structured files in which any node may contain a data value. Syntactically, globals are distinguished from local variables by a circumflex (^) preceding the global name. Operationally, globals form a hierarchical data base that exists independently of any user. References to a specific global node appear as a list of subscripts. For example, the sales record of a salesman might be accessed with ^SALESMEN (DEPT,LNAME, FNAME), where DEPT, LNAME and FNAME have appropriate values. Each subscript level in a global reference represents a lower node in the tree structure. There is also a facility in MUMPS, called the *naked reference*, to avoid redundant higher level subscripts in global references.

When a new node is created by assigning a value to it, the necessary access paths to the node are constructed automatically by the system. Similarily, when an individual node or an entire subtree of a global is expunged with the KILL command, the affected paths are pruned appropriately by the system. Thus, the MUMPS file manager achieves a substantial degree of data independence, allowing a programmer to concentrate on building a logically meaningful file structure. The details of the physical file layout are invisible to the programmer.

Operators and Pattern Matching

The MUMPS language includes the normal set of arithmetic unary operators (+ and -) and binary operators (+ - X and /). There is also a modulo operator (#), a division with truncation operator (\backslash) , the algebraic relational operators less than (<), equals (=) and greater than (>), as well as the logical operators and (&), or (!) and not (').

The language includes several string operators which greatly simplify string manipulation. Strings can be merged with the concatenation operator (_), and compared with the relational operators equals (=),

Technical Systems Consultants, Inc. TSC, Technical Systems Consultants, is the software company for all the newest, most innovative ideas in computer software TSC builds a variety of programs, packages and games so you can get down to business or just some fun.

Text Editing System

The most complete and versatile editor available for the 6800 and 8080 micro. The system is line and content oriented for speed and efficiency and features such commands as block move and copy, append and overlay, as well as string manipulators. The 6800 version requires 5K beginning at 0 hex, the 8080 needs 6K starting at 1000 hex. Both should have additional file space as required.

SL68-24	6800 Text Editing	
	System	\$23.50
SL68-24C	w/cassette	\$30.45
SL68-24P	w/paper tape	\$31.50
SL68-24D	w/mini flex disc	\$31.50
SL68-24F	w/flex disc	\$50.00
SL80-10	8080 Text Editing	
	System	\$28.50
SL80-10P	w/paper tape	\$37.50
SL80-10F	w/ CP/M disc	\$40.00
Space Vo	yage	
SL68-5C	w/cassette	\$18.95
SL68-5P	w/paper tape	\$19.00
SL80-9P	w/paper tape	\$19.00
OLOU-SP	w/paper tape	Ψ13.00
6800 Disa	ssembler	
SL68-27C	w/cassette	\$15.95
SL68-27P	w/paper tape	\$13.00
Micro BA	SIC Plus for 6800	
SL68-19C	w/cassette	\$22.90
SL68-19P	w/paper tape	\$21.95
6800 Floa	ting Point Packa	ge
SL-68-4	Floating Point	
	Package	\$6.50
SL68-4P	w/paper tape	\$9.50

Technical Systems Consultants, Inc. Box 2574 W Lafayette. IN 47906

vare for industry & the Hobbyist

Text Processing System

As a complement to the Editor, the Processor supports over 50 commands for left, right or center justification, titling, paging and general lext output formatting. A loop command is available for repeated formatting jobs such as form letters. Also included are capabilities for macro definition to build special formatting commands. The program requires about 8K of RAM and previously edited text.

SL68-29	6800 Text Processor	\$32.00
SL68-29C	w/cassette	\$38.95
SL68-29P	w/paper tape	\$40.00
SL68-29D	w/mini flex disc	\$40.00
SL68-29F	w/flex disc	\$75.00
SL80-11	8080 Text Processor	\$32.00
SL80-11P	w/paper tape	\$41.00
SL80-11F	w/ CP/M disc	\$50.00

Relocator

This self-prompting, easy to use program relocates object code in RAM or from tape. Complete instructions included for making the TSC Editor and Assembler or Editor and Text Processor co-resident. (As sold they reside in the same area.) Just over 1K in length.

SL68-28	6800 Relocator	\$8.00
SL68-28C	w/casselte	\$14.95
SI 80-13	8080 Relocator	\$ 8.00

3E00-10	0000 1101	JUAIUI		٠
SL80-13P	w/paper	tape	\$13	•
				_


The Mnemonic Assembler

The ideal addition to the Text Editing System, together they form a complete program development center. The Assembler is one of the most versatile available and allows for easy adaptation to most systems. The Assembler is many times faster than other resident assemblers. Requires approximately 5.5K plus file and symbol table space.

SL68-26	6800 Mnemonic	
	Assembler	\$23.50
SL68-26C	w/cassette	\$30.45
SL68-26P	w/paper tape	\$31.50
SL68-26D	w/mini flex disc	\$31.50
SL68-26F	w/flex disc	\$50.00
SL80-12	8080 Mnemonic	
	Assembler	\$25.00
SL80-12P	w/paper tape	\$34.00
SL80-12F	w/ CP/M disc	\$40.00

All programs include complete source listing. Cassettes are in the Kansas City standard format.

All orders should include check or money order. Add 3% for postage and for orders under \$10, please add \$1 for handling. Send 25¢ for a complete software catalog.



ftware & Hard

Function	Returns
\$ASCII	as an integer the ASCII code of a selected character from a string
\$CHAR	a string whose characters are generated from a specified set of integer ASCII codes
\$DATA	an integer code that indicates if a specified local or global variable has a defined value or node path
\$EXTRACT	a character or substring, extracted from a starting and ending char- acter position in a string expression
\$FIND	an integer that gives the end character position of a specified sub- string within a string expression
\$JUSTIFY	a formatted string consisting of a right justified expression in a blank field of a specified size
\$LENGTH	an integer which is the length in characters of a specified string expression
\$NEXT	an integer which is the next lowest defined numeric subscript on the same level as the last subscript of a named subscripted variable
\$PIECE	a string extracted from the characters between two specified occur- rences of some substring delimiter within a string expression
\$RANDOM	a pseudorandom integer from the set of integers within a specified interval range
\$SELECT	the value of a particular expression from a set of expressions, se- lected by the first true expression in an associated set of logical expressions
\$TEXT	a string that consists of the commands of a specified program line in the current routine
\$VIEW	a value which is machine dependent data, accessed in an implemen- tation-specific manner
\$Z	values from functions that are implementation-specific extensions

Table 2: Built-in functions included in ANSI Standard MUMPS, which can be nested to any arbitrary level.

contains ([),follows (]). (As an explanation, assuming A and B are defined variables, then the expression A[B is true if and only if B is a substring of A: similarily, A]B is true if and only if A follows B in the ASCII collating sequence.)

The logical operator not (') can be used alone or in conjunction with the relational and logical operators above to produce the complementary operation. For example, A'>B means A less than or equal to B, and A']B means A does not follow B. All logical and relational operators produce an integer "truth value" (1 is true, 0 is false).

A particularly powerful feature in MUMPS is the pattern matching facility. A pattern specification follows the operator for pattern matching, which is a question mark (?). The pattern matching operator determines whether or not the string preceding it conforms to the specified pattern. Patterns are formed by combining any number of pattern codes or string literals. A string literal is any sequence of graphics enclosed in quotes (" "). Each element of a pattern is preceded by an integer repetition count. An indefinite count is specified by a period (.). Included in the seven pattern codes are A, which matches alphabetics, N, which matches numerics, and P, which matches all other graphics. The pattern matching facility allows filters to be constructed, similar to those of the language SNOBOL, with which to test input for validity. The degree of selectivity of the filter is controlled by the amount of specificity in the pattern. For example, the pattern

2N1P3A.A1P2N.N

means that an acceptable string must contain two numbers followed by one graphics symbol, three alphabetic characters, any number of alphabetic characters, one graphics symbol, two numbers, and finally any number of numbers. The following strings would pass successfully through this filter:

> "25 AUG 1948" "07-MAY 1977" "04/FEBRUARY/47"

On the other hand, the string filter 2N1"DEC 19"2N would only pass strings of the form "nnDEC 19nn".

Functions and Expressions

Table 2 summarizes the built-in functions included in Standard MUMPS. Because these functions can be nested to an arbitrary level, very complex string manipulations can be performed in a single statement.

Expressions in MUMPS are made up of literals, functions, and variables, combined with operators that act upon them.

TRS-80 OWNERS				
AVAILABLE FOR IN	IMEDIA'	TE DELIVERY		
CASSETTE SOFT	WARE	DISKETTE		
Package # 1036 (Level II)		\$495.00		
COMPLETE SMALL BUSINESS – This program is work for most small business applications. The Accounts Payable, Invoicing, Inventory Control, Pay	program includes such	things as Accounts Receivable		
Package # 1038 (Level II) ACCOUNTS RECEIVAB	 LE	\$ 99.95		
Package # 1039 (Level II)	•••••••••••••••••••••••••••••••••••••••	\$ 99.95		
Package # 1044 (Level II) INVENTORY CONTROL	· · · · · · · · · · · · · · · · · · ·	\$125.00		
Package # 1045 (Level II) INVOICING		\$ 99.95		
Package # 1046 (Level II) PAYROLL		\$ 99.95		
Package # 1047 (Level II) MAILING LIST		\$ 99.95		
Package #1024 (Level II, DISKETTE)\$24.95 Includes the following: SPACEWAR I - BANNER - UFO ATTACK - PILE UP - BIORHYTHM - AUTO RACE and WORDS.	Includes the follow SPACEWAR II –	Package #1026 TE)\$24.95 ring: CIVIL WAR — TRAP THE TRIBBLE — T — CONCENTRATION and LUNAR		
OVER 150 EXCI		AMS		
* MORE E	VERY DAY *			
EDUCATION ELECT	RONICS	MARKETING		
Also available for PET and APPLE. All SOFTWARE-80 programs are guaranteed. Programs available in Level I and Level II Basic. All of our business programs will operate with printer; custom programs also available. With certified check or money order, all orders shipped within 24 hours. Personal checks allow 2 weeks. Send for our complete catalogue.				
SOFTM	ARE-80			
18228 Cab Fountain Val	orillo Cor ley, CA 62-3423	92708		

Since the only data type is a string, any operator can be used on any operand. The interpretation of an operand is automatically determined by the implicit data type required by its operator. All expressions are evaluated in strict left to right order; there is no precedence of operators. Parentheses can be used to override this convention.

Other Features

Another feature included in MUMPS allows data to be treated as program code: indirection, although usually found only in assembly languages as a method of address calculation, is available in MUMPS in a powerful symbolic form. In effect it allows implementation of the functions of CASE statements, subroutine parameter passing, and a number of other useful language features that are not explicitly included in MUMPS. Both variable names and command arguments can be used indirectly by putting an "at" sign (@) before the element. This forces the intrepreter to use the value of the variable to search for another variable. For example, if the variable AMOUNT3 has the value 45.82, and the variable SWITCH has the value "AMOUNT3," then the command WRITE @SWITCH would write 45.82.

An additional form of indirection is provided by the XECUTE command, which permits general expressions to be executed as program text. One common use of XECUTE is to direct a driver program, in which the next program step is determined dynamically by branching logic in prior steps, using lines of program code stored previously as data values in a global file. This approach has been utilized in constructing automated medical histories, in computer assisted instruction, and in text editors and other utility programs written in MUMPS.

The MUMPS Environment

Traditionally, MUMPS has been implemented on dedicated minicomputers with the primary memory divided into modest (2 to 6 K bytes) user partitions. The central processor is timeshared among the users, but since most MUMPS applications are usually IO bound, the processor can handle as many as 40 users and still maintain a rapid response time. Over the past few years, MUMPS has been implemented within existing general timesharing systems on both large and small computers.

Because the user partitions are relatively small, a programmer must explicitly segment large MUMPS applications into appropriately sized routines, using the GOTO command to overlay segments as required. Recent implementations have eased the size restriction on user partitions by using techniques such as sharing commonly used routines among several partitions, and pooling storage for the local variable values from all partitions.

Summary


MUMPS is a useful development tool for many applications involving string manipulation, interactive dialogues, and file management. Multi-user access to a hierarchical data base is a particularly powerful component of the language. The number of MUMPS implementations has been steadily growing, including several supported by major computer vendors. Although a majority of the present MUMPS applications are related to health care because of the language's historical origins, nothing constrains MUMPS solely to medical systems. In fact, an increasing number of business applications have been implemented in recent years using MUMPS.

The attractiveness of MUMPS is primarily due to the full set of facilities available for conversational applications. The collection of useful interactive capabilities included in the MUMPS Standard is much more complete than that found in any other interpretive language. Among the advantages of the features of Standard MUMPS are the following:

String Handling: MUMPS includes an extensive set of string operations and functions that makes string manipulations quick and easy. Tasks such as string searches, sorts, data extractions and compactions are greatly simplified by these facilities. Furthermore, MUMPS allows variable length strings to be used routinely in programs, without the obstables presented by most other programming languages.

Globals: MUMPS eliminates many of the problems of working with random access devices by obviating the need for traditional read and write operations as well as the intermediate abstraction of a file. A data element on a secondary storage medium is directly referenced as a set of subscripts. with all the details of file organization and retrieval handled by the system. Nothing with the flexibility of this unique hierarchical file system can be found in any other general purpose programming language. Languages such as FORTRAN or BASIC. the most obvious alternatives to MUMPS on small computers, allow for random file operations, but only as extensions that are often machine dependent.

Pattern Matching: MUMPS allows user



At last, you can get a mammoth 32K memory without paying a beastly price. The SuperRam[™] 32K static memory kit is just \$649 for S-100 systems.

The latest of George Morrow's heavyweight memory designs for Thinker Toys[™], the SuperRam[™] 32K features two independent 16K blocks, each addressable and write-protectable. It meets the Proposed IEEE S-100 Standard with full buffering of both data and address lines. Uncommonly efficient, the Morrow design utilizes just 7 IC's for

or peanuts.

control and buffering, drawing typically 2.6 amps. Ask your local computer shop to order the SuperRam[™] 32K kit for you. Or, if unavailable locally, order direct from Thinker Toys[™], 1201 10th St., Berkeley, CA 94710. Or call (415) 524-2101, weekdays 10-5 Pacific Time. Add \$3 for handling. (Cal. res. add tax.)



input to be filtered with a useful pattern matching facility. This helps to minimize the effect of user or device errors. The pattern matching capability is sufficiently general to be used in various transaction oriented applications, such as constructing command processors. It is even powerful enough for the development of other language scanners.

Timing: MUMPS enables a programmer to associate timing constraints with several operations. If a READ command does not get a complete response from a user terminal within a specified time after queuing the request, the command will take any input already received and proceed. This feature allows testing for terminal malfunctions as well as prompting users in a time critical dialogue. A similar capability is available for detecting and handling delays in accessing globals or acquiring shared resources as a result of multi-user interference.

Program Management: MUMPS provides all the facilities needed to manage programs and program files. Programs can be created, edited, cataloged and debugged from within MUMPS. As in APL, and similar programming environments, MUMPS incorporates the necessary tools to make a complete programming system. The task of debugging

	WE SHIP FROM S	тоск
TELETY	PE MODEL 43	
	d copy, 30 cps, 300 baud	
with RS 2		\$1085.00
	(we stock Teletype pape	r and ribbons)
	TINE 1500	
	ours assembly work)	
assemblec	•••••••••••••••••••••••••••••••••••••••	\$995.00
PER SC	•	
	Dual Disk Drive, single density	
simline ca	einet w/power supply	
	CO 9900 S-200 INTERF	
	terface to S-100 component	
Interface 1	echnology of Maryland	
	MORY BOARDS, 16	
	strial Micro Systems, fully tes	
	IC's	\$349.00
	AINFRAME	
	Model MCS-112	
	shipping for Teletype, Hazeltine, Pr the shipping upon receipt of certi	
	10 days. Credit cards: 4% charge. I	NY residents add tax.
	WE EXPOR We have no reader ing	••
	Please call or v	
	JOHN D. OWENS ASSO	
	147 NORWOOD A	VENUE
	STATEN ISLAND, NEV	V YORK 10304
D	AY, EVENING, WEEKEND, HOLID	AY CALLS WELCOME!
(212) 448-	283	(212) 448-6298

programs in MUMPS is made easier by facilities that allow the interruption of executing programs, the examination or modification of variables or program text, and the resumption of program execution at a different location.

Economy: MUMPS implementations are available on a variety of small, relatively inexpensive minicomputers and microcomputers. These dedicated MUMPS computers can be managed with a small amount of administrative overhead. There are numerous commercially available BASIC systems roughly comparable to these MUMPS installations. However, for many applications MUMPS represents a more economical and advanced tool for system development. Applications Experience: The number of MUMPS application packages is steadily increasing, with many developed and available in the public domain. There is also an active MUMPS Users' Group (MUG) in the United States as well as in Europe and in Japan. MUG publishes newsletters, holds an annual meeting, distributes MUMPS documents and maintains a library of available MUMPS application programs. The more successful and widespread MUMPS appplications include an abbreviated medical record system for outpatient clinics. numerous clinical laboratory reporting systems, and several inventory and information management systems.

In conclusion, MUMPS is designed for an interactive timeshared environment, and for a general class of conversational applications. On the whole, MUMPS satisfies the requirements of these areas more completely than many other languages.

A full specification of the MUMPS Language Standard is available from the MUMPS Users' Group (the cost is \$5.00). Write for ANSI XII.1-1977 to:

> MUMPS Users' Group D-130 POB 208 Bedford MA 01730

Information on MUG and MUG documents can be obtained from:

Richard E Zapolin MUG Executive Director MUMPS Users' Group D-130 POB 208 Bedford MA 01730

Technical questions on the MUMPS Standard should be directed to:

Dr Richard F Walters Chairman, MUMPS Development Committee Medical Learning Resources University of California at Davis Davis CA 95616

the ECONORAM[™] family from GmpuKit[™]

Hours of trouble-free operation in thousands of systems have earned an enviable reputation for the Econoram name... while proving that reliable, full feature memory doesn't have to be expensive to be good. All boards are static, low power/high speed, fully buffered, and use only the best mechanical parts and electronic components; we back them up with a 1 year limited warranty to prove our point.

....

Лŕ

1

- 16

These boards are available as unkits (sockets, bypass caps pre-soldered in place for easy assembly); assembled and tested; or qualified under the Certified System Component (CSC) program (200 hour burn-in, guaranteed 4 MHz operation over the full commercial temperature range, serial numbered, and immediate replacement in event of failure within 1 year of invoice date). You don't have to spend a lot of money for good memory ... you just have to spend it in the right place.

NEW! 32K X 8 ECONORAM X[™] (\$599 unkit, \$649 assm,

\$789 CSC). Static storage for the S-100 buss. Guaranteed 4 MHz operation. Configured as two 8K and one 16K block, all independently addressable. Suitable for use in phantom systems. Extra select/deselect qualifiers for systems using more than 64K of memory make this board the ideal building block for large memory systems. Maybe you can't believe the price, but you can believe the performance.

NEW! 32K X 8 ECONORAM IX

(\$650, UNKIT). Static storage for the Digital Group buss. Now, you can add Econoram quality to your Digital Group machine.

NEW! 32K X 8 ECONORAM XI^{**} (\$1050,

CSC ONLY). Static storage for SBC systems (Intel/National 80/10 and 80/20 machines). Competitive in price with dynamics, but with Econoram reliability.

WE HAVE OTHER ECONORAMS, TOO ...

Name	Storage	Design	Buss	Configured as	Unkit	Assm	CSC
Econoram II ^{**}	8K X 8	static	S-100	dual 4K	\$139	\$159	N/A
Econoram IV*	16K X 8	static	S-100	single 16K	\$279	\$314	\$414
Econoram VI ^{**}	12K X 8	static	H8	8K + 4K	\$200	\$270	N/A
Econoram VII"	24K X 8	static	S-100	2–4K, 2–8K	\$445	\$485	\$605

SEE ECONORAM AT YOUR LOCAL COMPUTER STORE.

GODBOUT ELECTRONIC

OX 2355, OAKLAND AIRPORT, CA 94614

NEW! PET to S-100 INTERFACE BOARD!!

From HUH Electronics (designed by Mark Garetz). Interface board mates S-100 cards to the popular PET computer; also can serve as nucleus of a stand-alone 6500 series system. It's new, it's well-designed, it works, and it's only \$199.95!

TRS-80 CONVERSION KIT

Please note that our kit is guaranteed for 1 year, comes complete with DIP shunts, and uses 250 ns access time chips for operation at 4 MHz. Upgrades 4K TRS-80 to 16K, or populates Memory Expansion Module; our novice level instructions show you how. Also expands memory in APPLE computers.

\$109, or 3/\$320.

ACTIVE TERMINATOR

KIT: \$29.50 Our much-imitated design plugs into any S-100 motherboard slot to treat the S-100 buss as the RF system it really is, thereby reducing noise, glitches, ringing, overshoot, and other buss-related problems. Improves reliability, and saves power compared to passive termination.

FREE FLYER: We stock much more than we could even fit into any one ad, but we did manage to fit all within the 40 pages of our flyer. Send us your address, and the flyer is yours. Add 41° in stamps for 1st class delivery.



LM317 adjustable regulator. Ltd qty; \$2.25 each. #CK-1001 S100 wire wrap edge connector. 3 level gold plate. \$5 ea, 5/\$22. #CK-1002 S100 solder tail edge connector. IMSAI 0.25" spacing. \$5 ea, 5/\$22.

#CK-1002 S100 solder tail edge connector. Altair 0.14" spacing. \$5 ea, 5/\$22 #CK-1003 S100 solder tail edge connector. Altair 0.14" spacing. \$6. ea, 5/\$27.50. #CK-1004 DB25P male 25 pin submini D type RS232

connector, \$3.95. #CK-1005 DB255 lemale 25 pin submini D type RS232 connector, \$4.90.

#CK-1006 DB25H hood for DB25P, \$0.90.

11 SLOT S-100 MOTHERBOARD UNKIT: \$90 Includes all 11 edge

connectors soldered in place for simplified assembly. Includes active termination for reliable data transfer with energy efficiency. Dimensions: 8½ * x 11*.

18 SLOT S-100 MOTHERBOARD UNKIT: \$124 Same as above, but 18 slot version, Dimensions: 8.5" x 16.7".

> TERMS: Allow 5% shipping, excess relunded. Add 51 orders under 515. Cal res add tax. VISA*/Mastercharge* (\$15 min) cal our 24 hr. answering service at (415) 582-9836. COD OK with street address for UPS (85* COD charge applies).

Thomas E Doyle 5222 Big Bow Rd Madison WI 53711

A Computerized Mailing List

Creating, printing and updating mailing lists offer practical applications for a microcomputer system with a floppy disk or other magnetic mass storage medium. The series of programs presented here allow the user to create and maintain mailing lists. The programs are written to be run on a 8080 or Z-80 system with at least one disk drive and 20 K of programmable memory. The program is written for an interpreter called BASIC-E which is widely distributed under several names.

One of the biggest problems facing a programmer using BASIC-E is the relative lack of complete documentation on the file commands. A fairly detailed description of the BASIC-E file commands, used in the programs, will be included to help this situation.

There are six basic types of operations necessary to maintain mailing lists:

- 1. Generate a new list. This operation would normally be performed once for each mailing list.
- 2. Print the list. This operation would be used as copies of the list are needed, or as changes to the list are made.
- 3. Add to the list. New entries to the list would be added to the end of the list with this operation.
- 4. Update existing entries. Changes could be made to entries already in the list with this operation.
- 5. Insert new entries into list. This operation would allow new entries to be inserted into the list. All existing entries would be shifted to make room for the new entry.

6. Remove an entry from the list. An existing entry could be removed from the list and the remaining entries on the list would be moved up to fill in the space.

Seven programs were written to perform these functions (see listings 1 thru 7). Two of the programs print the list in differrent formats.


Sections

Each entry (or record) in the mailing list consists of seven sections:

- 1. Name
- 2. Call sign
- 3. Street address
- 4. City
- 5. State
- 6. Zip code
- 7. Phone number

These programs were written to handle the mailing list for an amateur radio club, so the ham radio call sign section was included. This section could easily be removed or additional sections added, as needed, in a specific application. Keeping the entries divided into sections allows maximum flexibility in the system.

The mailing list is set up as a disk file divided or "blocked" into records. Each record occupies exactly the same amount of space on the disk. Files set up in this way are not the most efficient in terms of using the space available on the disk, but this type of file allows direct access to any MEASUREMENT systems & controls PROUDLY ANNOUNCES: 64K BYTES OF RAM FOR \$695 NOT A KIT FULLY ASSEMBLED COMPLETELY TESTED ON BOARD CRYSTAL & TIMING OSCILLATORS



COMPATIBLE WITH PROPOSED IEEE S-100 TIMING STANDARD

SPECIFICATIONS & FEATURES:

- 64k byte dynamic RAM with on board transparent refresh.
- S-100 interface compatible with crystal controlled timing INDEPENDENT of bus or processor timing.
- No wait states or cycle stealing with 8080 or Z-80 to 4 Mhz. Up to 5 Mhz with wait states.
- 200ns access time and 375ns cycle time memory devices.
- DMA compatible to 1Mhz rate.
- Inputs buffered with 1 LS TTL load.
- Outputs are all tri-state.
- Memory selectable and deselectable in 4k increments to 64k.
- Phantom-memory disable jumper selectable on pin 67.
- Low power on board voltage regulators.

- Reliability all boards are fully tested:
 - a. bus address & control line maximum timing skew tests.
 - b. "soft" error tests.
 - c. word pattern sensitivity tests.



d. all boards burned-in.

- Full documentation
- Industrial quality design & components. Glass epoxy boards. Silk screened legends. Gold plated edge connector contacts.
- Delivery stock to 30 days.

Guaranteed performance for one year on parts & labor. Full refund if returned undamaged in 14 days.

I would like to order the following fully assembled and tested RAM:	Name
Model 6400, 64k RAM — \$695.00	Address
Model 4800, 48k RAM —— \$559.00 Model 3200, 32k RAM —— \$429.00 Model 1600, 16k RAM —— \$295.00	City State Zip
Enclosed is check or money order for: (Calif. residents please add 6% sales tax. Please allow 14 days for checks to clear the bank. Thank you.)	Phone
Please bill my VISA or MASTERCHARGE account. Card number: Expiration date:	MEASUREMENT systems & controls
Four(4) digits above name on MASTERCHARGE card:	867 North Main Street • Orange California 97667

867 North Main Street • Orange, California 92667 • (714)633-4460

record in the file using a record sequence number as an address. Files of this type are also referred to as random access files.

128 bytes are set up for each entry in the file. If the entry does not use all 128 bytes, the remaining bytes are filled with blanks.

```
PRINT "PROGRAM #1 - GENERATE NEW LIST -"
INPUT "FILE NAME";FILE.NAME$
FILE FILE.NAME$(128)
FOR RECORD=1 TO 1000
INPUT "NAME";NS
IF NS="END" THEN 100
INPUT "CALL";CS
INPUT "CALL";CS
INPUT "CITY";TS
INPUT "CITY";TS
INPUT "CITY";TS
INPUT "PHONE";PS
PRINT #1, RECORD;NS, C$, S5, T5, A$, Z $, P$
NEXT RECORD
```

```
100 END
```

Listing 2: A program which prints the mailing list, single column.

```
PRINT "PROGRAM #2 - TYPE LIST, SINGLE COLUMN -"

INPUT "FILE NAME"; FILE-NAMES

FILE FILE-NAMES(128)

IF END #1 THEN 200

INPUT "PRINT PHONE NUMBERS "; PHONES

PRINT; PRINT; PRINT

FOR RECORD=1 TO 1000 STEP 1

READ #1, RECORD; NS. CS, SS, TS, AS, ZS, PS

PRINT CS; TAB(9); NS

PRINT SS

PRINT TS; ", ": AS; " "; ZS

IF PHONES="YES" THEN PRINT PS

PRINT

NEXT RECORD

200 END
```

Listing 3: A program which prints the mailing list, double column.

```
PRINT "PROGRAM #3 - PRINT LIST, DOUBLE COLUMN -"
      INPUT "FILE NAME"/FILE NAMES
       FILE FILE NAMES(128)
       IF END #1 THEN 200
      INPUT "PRINT PHONE NUMBERS" (PHONES
      PRINT: PRINT: PRINT
FOR RECORD=1 TO 1000
       FLAG= 0
       READ #1, RECORDINS, CS, SS, TS, AS, Z S, PS
       FLAG=1
       READ #1, RECORD+1)NES, CES, SES, TES, AES, ZES, PES
      PRINT C$; TAB(9); N$; TAB(34); CE$; TAB(43); NE$
PRINT S$; TAB(34); SE$
PRINT T$; "; A$;" "; Z$; TAB(34); TE$;", "; AE$;" "; ZE$
IF PHONES="YES" THEN PRINT P$; TAB(34); PE$
       RECORD*RECORD+1
       PRINTIPRINT
NEXT RECORD
200 IF FLAG=0 THEN 300
    PRINT CSJ TAB(9) JNS
    PRINT SS
    PRINT T$; ", "IAS;" "IZS
IF PHONES="YES" THEN PRINT PS
300 PRINTIPRINTIPRINTIPRINT
     EN D
```

The first step in writing a BASIC-E program that uses disk files is to set up, or open, the file. The FILE statement is used to open a file. It is used in the following form to set up a blocked file: FILE NAME\$ (RECORD LENGTH). Each of the seven programs starts with the following lines to set up the file:

INPUT "FILE NAME"; FILE.NAME\$ FILE FILE.NAME\$ (128)

The first line enables the user to type in the name of the file containing the mailing list. The file name is stored as string variable FILE.NAME\$. The second line opens the file as a blocked file with a record length of 128. BASIC-E searches through the files on the disk looking for a file with the name typed in by the user. If a file with a matching name is found, it is used. If no file with a matching name is found, BASIC-E creates a file with the name typed in by the name typed in by the user. From this point on, references to the file are made by referring to the file as #1, rather than by name.

The IF END statement is an important statement in BASIC-E programs that read files from a disk. It is of the form IF END #N THEN XXXX, where N is the file number and XXXX is the line number the program should jump to if the end of a file is encountered. If this statement is not included in the program and the end of a file is encountered during execution, the program terminates and prints an error message.

Data is written into the disk file using the PRINT statement. It is of the form PRINT # N, RECORD; V1, V2, V3, ..., VN, where N is the file number, record is the record number, and V1 thru VN is the data to be written into the file. The variables can be numeric values or strings. All data for the mailing lists is stored as strings.

Data is read from the disk file with the read statement. The statement is of the form READ # N, RECORD; V1, ..., VN where N is the file number, record is the record number, and V1 thru VN are the variables.

The FILE, IF END, PRINT # N AND READ # N commands are the only ones used in the program that refer specifically to the disk file. BASIC-E also includes the CLOSE command, used to close a file. This command is not needed in these programs, since BASIC-E closes all files when the program ends.

Program 1

The first program, program 1 (see listing 1), is used to set up a new mailing list. The first two lines set up the file as a block-

Listing 1: Program used to generate a new mailing list. The user is prompted to enter the necessary information. (This program and the other programs in this article were written in BASIC-E.)

ed file with a record length of 128. The data for name, call sign, street, city, state, zip code and phone number is entered. After the phone number is entered, all the information for that entry is stored on the disk. Additional sequential entries are made until the word END is entered for a name. Additional characteristics for each entry could be included by adding additional input statements and adding the variable to the PRINT #1, ... statement. The order of the variables in the PRINT #1 statement is very important. The data is stored in the record in the order that the variables are listed in the statement. If a particular piece of information is not available for an

Listing 4: A program used to add new names, addresses, etc, to the list.

```
PRINT "PROGRAM # 4 - ADD TO LIST -"
```

```
INPUT "FILE NAME") FILE-NAMES
File file.names(128)
IF end #1 then 100
```

```
REM FIND END OF FILE
```

```
FOR RECORD=1 TO 1000
READ #1, RECORDINS
NEXT RECORD
```

```
100 REM ADD TO END OF FILE
```

```
FOR RECORD=RECORD TO 1000

PRINT*PRINT

PRINT*NEXT RECORD "JRECORD

INPUT "NAME"JNS

IF NS="END" THEN 200

INPUT "CALL"JCS

INPUT "CALL"JCS

INPUT "CITY"JTS

INPUT "CITY"JTS

INPUT "CITY"JTS

INPUT "ZIP"JZS

INPUT "PHONE"JPS

PRINT #1, RECORDINS, CS, SS, TS, AS,, S, PS

NEXT RECORD
```

Listing 5: A program used to update the mailing list.

```
PRINT "PROGRAM #5 - UPDATE LIST -"
     INPUT "FILE NAME" | FILE NAMES
     FILE FILE NAMES(128)
     IF END #1 THEN 200
     INPUT "CALL SEGN": CALLS
REM SEARCH FOR RECORD TO BE CHANGED
 ED& RECORD#1 TO 1000
     READ #1. RECORDINS, CS
     IF CS=CALLS THEN 100
 NEXT RECORD
100 PRINT "NEW INFORMATION."
     INPUT "NAME"INS
     INPUT "CALL SIGN"ICS
     INPUT "CLTY"ITS
     INPUT "STATE" AS
     INPUT "ZIP"IZS
     INPUT "PHONE": PS
    PRINT #1, RECORDINS, CS, SS, TS, AS, ZS, FS
```

entry, a dash or some other character should be entered to keep the order of the data in the record constant.

Program 2

The mailing list is printed by program 2 (see listing 2). The particular file containing the address information is selected by the first lines of the program. The user is then asked if phone numbers are to be included in the printout. Phone numbers would be printed if the list is being used for a membership list or directory. If the list is being used for mailing labels, phone numbers would most likely be omitted. Program 2 prints the contents of the file in the following format:

> NAME 1 CALL 1 STREET 1 CITY 1 STATE 1 ZIP 1 PHONE 1 "if selected"

> NAME 2 CALL 2 STREET 2 CITY 2, STATE 2 ZIP 2 PHONE 2 "if selected"

Program 3

Program 3 (see listing 3) is used to print the list in the following format:

NAME 1 STREET 1 CITY 1, STAT PHONE 1 "if :	
NAME 3 STREET 3 CITY 3, STAT PHONE 3 ''if s	

NAME 2 CALL 2 STREET 2 CITY 2, STATE 2 ZIP 2 PHONE 2 "if selected"

etc

This program is similar to program 2 except that the program reads two records from the disk at a time. The variable FLAG is used to insure that the program prints the last record if there is an odd number of records in the file.

Program 4

Additional records may be added to the end of the file with program 4 (see listing 4). After the file is selected and opened, records are read until the end of the file is located. After the end of the file is located, additional information is entered by the user and records are added sequentially to the end of the file. This operation continues until END is entered for a NAME.

Program 5

Changes in address, phone numbers or other sections of an existing record may have to be made. Program 5 (see listing 5) allows the user to select a particular record Listing 6: A program used to insert new entries into the list.

```
PRINT "PROGRAM #6 - INSERT NEW ENTRY -"
```

INPUT "FILE NAME"; FILE-NAMES FILE FILE-NAMES(128) IF END #I THEN 100

INPUT "CALL SIGN"; CALLS

END


REM FIND END OF FILE AND RECORD CONTAINING CALL

```
FOR NECORD=1 10 1000
     READ #1. NECORDINS. (S
     IF CALLS=CS THEN LOCATION=RECORD
  NEXT RECORD
     100 IF LOCATION=0 THEN PRINT "NOT FOUND": STOP
     FINISH=RECORD-1
REM MOVE RECORDS UP 1 STARTING AT LOCATION
  FOR RECORD#FINISH TO LOCATION STEP -1
     KEAD #1+ RECORDINS+ CS+ SS+ 1S+ AS+ ZS+ PS
     FRINT #1. RECORD+11NS, CS. 55, TS, AS, Z S, PS
  NEXT RECORD
REM INSERT NEW RECORD
  INPUT "NAME"INS
  INPUT "CALL"ICS
  INPUT "STREET"I SS
  INPUT "CITY") TS
  INPUT "STATE"; AS
  INPUT "ZIP"JZS
  INPUT "PHONE" PS
 PRINT #1.LOCATION:NS.CS.SS.TS.AS.ZS.PS
```

and reenter the information on that record. The user first enters the call sign which identifies the record to be changed. The program then reads through the file until a match is found. If no match is found the program ends. If a match is found the user may reenter the information for that record including any necessary changes.

Program 6

If the mailing list is kept in some logical order such as alphabetical, it may be necessary to insert records into the file. Program 6 (see listing 6) enables the user to insert a new record anywhere into the file. The user enters the call sign of the existing entry where the new record is to be inserted. The program then reads through the file looking for a match. When a match is found the record number is stored as variable LO-CATION. The program continues reading through the file until the end of the file is located. All the records from LOCATION to the end of the file are moved up one record to allow room to insert the new record. The user enters the information for the new record which is then written into the file. This method of inserting new records into the file in their proper location



is much faster than adding the new records to the end of the file and running the file through a sorting routine.

Program 7

From time to time it may be necessary to eliminate records from the file. Program 7 (see listing 7) enables the user to locate and remove a record within the file by specifying a CALL SIGN. The program reads through the file looking for a record with a matching CALL SIGN. If a match is found, the record number is stored as variable REMOVE. The program continues reading through the file until the end of the file is located. ALL the records in the file from record number REMOVE to the end of the file are moved down one record, eliminating the gap that would have been left by the removal of the record. I hope this mailing list program will be of use to readers.

Listing 7: A program used to remove entries from the list.

```
PHINT "PROGRAM #7 - REMOVE ENTRY FROM FILE -"
      INPHT "FILE NAME" | FILE-NAMES
      FILE FILE NAMES(128)
      IF END #1 THEN LOO
      INPUT "CALL SIGN" | CALLS
KEM SEARCH FOR RECORD AND END OF FILE
  FOR RECORD=1 10 1000
      READ #1. RECORDINS. CS
      IF CALLS=CS THEN REMOVE= RECORD
  NEXT RECORD
      100 IF REMOVE=0 THEN PRINT "NOT FOUND" : STOP
          FINISH=RECORD-2
REM RE-PACK FILE
  FOR RECORD=REMOVE TO FINISH
      READ #1, RECORD+11N$, C$, $5, 15, A$, 2 $, P$
PRINT #1, RECORDINS, C$, $5, 15, A$, 2 $, P$
  NEXT RECORD
REM BLANK OUT LAST RECORD
PRINT #1.FINISH+1;" "," "," "," "," "," "," ","
```

```
ENP
```

Additional Notes on BASIC-E

The following points will aid in converting programs written in Microsoft (MITS, Applesoft, OSI, Commodore) BASIC to BASIC-E.

BASIC-E does not allow IF-THEN statements to be located anywhere other than at the beginning of a line.

EXAMPLE: 100 A = 2.2: D = E + 1: IF A = D THEN 200

The above line would not be compiled by BASIC-E because the IF-THEN statement is not at the beginning of the line. The solution to this problem involves using the editor to insert a carriage return/line feed in place of the : preceeding the IF-THEN statement. After this is done the line will be in the following form which will be compiled correctly:

100 A = 2.2: D = E + 1 IF A = D THEN 200

BASIC-E uses the statement RND for random number generation. The editor can be used to replace all the RND (x) statements in the Microsoft BASIC program with RND.

BASIC-E does not have a SPC (x) function. Use the editor to replace "SPC (" with "TAB (pos +". The new function will then be TAB (POS + x), which has the same effect as SPC (x).

The most serious inconsistency between Microsoft BASIC and BASIC-E is in the area of variable names. Microsoft BASIC allows a variable name used as a dimensioned array to be independently used as a simple variable. For example, Microsoft BASIC would allow the use of A (3, 2) and A as two separate variables in the same program. BASIC-E does not allow variable names used on arrays to be used as simple variables. The solution involves either changing the array variable name or the simple variable name.

BASIC-E is very particular when it comes to print statements. Semicolons must separate all sections of BASIC-E print statements. For example, 100 PRINT "NUMBER" NUM" DATE" DAT would run properly in Microsoft BASIC. The line would have to be connected to the following form to run in BASIC-E:

100 PRINT "NUMBER"; NUM; "DATE"; DAT

BASIC-E will not insert missing spaces in a line as Microsoft BASIC will. For example:

100FORI=1TO10:NEXTI

The above line would run in Microsoft BASIC but it would have to be converted to the following form to run in BASIC-E:

100 FOR I = 1 TO 10: NEXT I

Much has been written on the subject of Conway's game of Life, but most of the literature on this subject has been devoted to configurations, patterns and theorems. Little has been written about methods of actually implementing Life programs on a computer. To correct the paucity of information, this article is devoted almost exclusively to Life algorithms. My associates Peter Raynham and David Buckingham have given invaluable assistance in the development and refinement of the algorithms contained herein. For convenience, the algorithms, with a few obvious exceptions, will be given in a pseudolanguage resembling ALGOL.

Life Algorithms

Rules of Life

Mark D Niemiec Computer Communications Network Group E4, room 2369A University of Waterloo Waterloo, Ontario CANADA N2L 3G1

The game of Life deals with patterns that change according to certain rules. The changes proceed in discrete steps called generations. The patterns are configurations of bits (or cells) which may have two states: live and dead. These states are analogous to true and false or 1 and 0. The Life cells are arranged in a square field of infinite size (ie: arbitrarily large). Each cell has eight neighbors: those cells orthogonally adjacent to it on all sides as well as diagonally. If a live cell has two or three live neighbors, it lives in the next generation: otherwise it dies. If an empty cell is surrounded by exactly three living cells, a new one is born there in the next generation. Dead cells not meeting this requirement remain empty.

Simple Algorithm

A simple algorithm for performing these operations is shown in listing 1. The pattern resides in the *old* and *new* arrays within limits MINX through MAXX and MINY

About the Author

Mark Niemiec is currently a third year mathematics student at the University of Waterloo. Introduced to Life by one of the articles in Scientific American, he has been actively involved in local Life groups in Sarnia and Waterloo, Canada. He has had several Life related discoveries published in the now defunct LIFELINE newsletter. His other related interests include computer graphics and automata theory. through MAXY. The major problem with this algorithm is that it requires two arrays, one to hold the present generation, and one to hold the next. Since only one bit is really used in each element of the array, both arrays may be stored together in the computer memory using one byte per element. The cells of the new generation are kept in one half (or nybble) of the byte, while the data for cells of the current generation is stored in the upper half of the byte. This has the advantage of using only one loop, since the loop at the end is no longer reguired to copy data between arrays.

Improving the Simple Algorithm

A simple observation leading to further improvement is that the computed value of a cell in the next generation will be 1 if and only if the sum of the values of itself and the values of cells in its neighborhood is 3. This pertains to the case where a cell is 1 and the neighborhood is 2, and to the case where a cell is 0 and the neighborhood is 3. The new cell will be 1 only if the neighborhood ORed with the old cell itself is equal to 3. If we use a language with primitives like AND, OR, XOR, and NOT for bit manipulation, we can eliminate one of the IF statements. This makes the code simpler and faster. This new algorithm appears in listing 2.

Each of the above algorithms acts on one cell at a time. While this approach is easy to program, it is not terribly efficient. Even using assembler language we get an efficiency ratio of only about 15 to 20 instructions per bit. This may seem adequate for most applications, but it is not sufficient when running extremely large patterns, or running any pattern for a very long time. While one or two bits per byte may be adequate storage density for many applications, small computers and large patterns demand greater density.

Other Possibilities for Improvement

Let us now examine algorithms which are not restricted to calculating or automating the next generation for one bit at a time. The obvious advantages of such algorithms are increased memory and time efficiency. However, there are several major disadvantages from the point of view of the algorithm designer. Since the program must perform several calculations simultaneously, we cannot use decision primitives (ie: the IF statements in the previous examples).

We are therefore restricted to using

individual bit and byte manipulations, in much the same way that a parallel adder device adds numbers without making decisions about such things as carry bits. The algorithm in listing 3 uses binary integers of any length, allocating three bits per Life cell. Using this algorithm, we can effectively automate n/3 cells at the same time, where n is the word size in bits.

The entire pattern is divided into vertical strips of n/3 columns, which are all automated simultaneously. The program must include means to provide the necessary neighbors for the cells at the edges of the strips. With the other algorithms, we can keep track of the limits of the pattern and automate only within those limits. However, using the vertical strip method, we can keep track of the height of the pattern only, since the pattern is chopped up across its entire width.

Vertical Strip Method

In the example shown in listing 3, I used a hybrid notation combining high level and lower level instructions in order to concentrate on the actual calculation algorithm. I wished to avoid using low level code for the mechanics of indexing and loops, which are better illustrated in a high level language. I tried to choose low level instructions that are available on most machines: load and store, left and right shifts and Boolean operations.

In the coding of listing 3, the lines beginning at point 1 copy over the bits at the edge of each strip in the overall pattern to the extreme edges of the adjacent strips so that one contiguous array is simulated. Lines starting at point 2 add up the values of the neighbors and perform a logical OR of the current state, as described earlier. Lines of code at point 3 basically calculate the following for every bit:

```
B_R = sum_{(1 \text{ bit})} \cap sum_{(2 \text{ bit})} \cap (sum_{(4 \text{ bit})})
```

Or in English, the resultant bit (B_R) is the logical sum of the 1 bit ANDed with the sum of the 2 bit ANDed with the negation of the sum of the 4 bit. The code at point 4 cleans up the garbage bits and stores the new result. Lines of code after point 5 merely copy the new field to the old, as before.

With this algorithm, the interior of the calculation loop takes 17 instructions. Subscripting is assumed to be "free" for array indices so close together, with constant displacements. If we use a processor with a word length of 16 bits, we have an efficiency ratio of 17/4, or less than 5 machine




Figure 1: Transformation of a Life pattern through three generations. This process is sometimes referred to as the automation of the pattern. Generation 0 is the original pattern of live cells. The succeeding generations proceed according to the rules of birth, existence and death.

```
FOR Y := MINY TO MAXY BY I DO
BEGIN
    FOR X := MINX TO MAXX BY 1
                                  DO
    BEGIN
        SUM := OLD(Y - 1, X - 1) + OLD(Y - 1, X) + OLD(Y - 1, X + 1)
             + OLD(Y ..., X-1)
                                           + OLD(Y , X+1)
             + OLD(Y+1, X-1) + OLD(Y+1, X) + OLD(Y+1, X+1);
            SIM = 3 THEN NEW(Y,X) := 1
        1 ŀ
        ELSE IF SUM = 2 THEN NEW(Y, X) := OLD(Y, X)
        ELSE = NEW(Y,X) := 0
    END
END
FOR Y := MINY TO MAXY BY 1 DO
BEGIN
    FOR X := MINX TO MAXX BY 1 DO
    BEGIN
        OLD(Y,X) := NEW(Y,X)
    END
END
```

Listing 1: The basic algorithm for computing Life generations. The code presented here is written in a pseudolanguage resembling ALGOL. Each element of the matrices represents one cell. The second group of statements copies the complete new generation matrix into the old generation matrix so that the procedure may repeat.

```
FOR Y := MINY TO MAXY BY 1 DO

BEGIN

FOR X := MINX TO MAXX BY 1 DO

BEGIN

SUM := OLD(Y-1,X-1) + OLD(Y-1,X) + OLD(Y-1,X+1)

+ OLD(Y ,X-1);

SUM := (SUM/16) + OLD(Y-1,X) + OLD(Y-1,X+1);

SUM := (SUM/16) + OLD(Y+1,X) + OLD(Y+1,X+1);

SUM := SUM OR OLD(Y,X);

OLD(Y,X) := OLD(Y,X) * 16;

1F SUM MOD 8 = 3 THEN OLD(Y,X) := OLD(Y,X) + 1

END

END
```

Listing 2: A routine using bit manipulation by the logical OR operation. This enables the program to store the old and new generations in a single matrix. The key point is that a cell in the new generation will be 1 only if the sum of its neighbors ORed with 1 gives the result 3. To code this routine in low level machine instructions, the user may use left and right shift operations to perform the multiplication and division. instructions per bit, which is much better than the previous algorithms.

One problem which arises is that, since the procedure works only with three bits, in some cases the neighborhood will have a sum sufficient to cause a carry into the next bit. This can sometimes create erroneous results. To prevent this, before all eight neighbors have been added together, the sum must be thus folded: if $sum_{(4 \text{ bit})}$ is on, then turn off $sum_{(1 \text{ bit})}$ and $sum_{(2 \text{ bit})}$.

FOR Y := MINY TO MAXY BY 1 DO BEGIN

[1] OLD(Y,MINX-1) := OLD(Y,MAXX) / 8OLD(Y,MAXX+1) := OLD(Y,MINX) * 8FOR X := MINX TO MAXX BY 1 DOBEGIN<math display="block">[2] LOAD OLD(Y-1,X-1)ADD OLD(Y-1,X+1)ADD OLD(Y-1,X+1)ADD OLD(Y-X-1)

OLD(Y , X+1)ADD OLD(Y+1,X-1) ADD OLD(Y+1, X)ADD TEMPI STORE NOT OCTAL'444...4' AND RIGHT STORE. TEMP 2 RIGHT L OR TEMP 2 TEMP I AND ADD OLD(Y+1, X+1) OLD(Y .X) OR [3] STORE TEMP I NOT RIGHT L AND TEMPI RIGHT L AND TEMP1 [4] AND OCTAL'1111....1' NEW(Y .X) [5] STORE END END FOR Y := MINY TO MAXY BY 1 DO BEGIN FOR X := MINX TO MAXX BY 1 DO BEGIN

BEGIN OLD(Y,X) := NEW(Y,X)END
END

Listing 3: Routine to compute Life generations using cell data packed with multiple cells in a word. Several cells can have their new generations computed, or be automated at the same time. The code here is a generalized machine language with the high level iteration instructions retained for clarity. The packing density is n/3, where n is the word size in bits. The ellipses in the octal constants indicate that the method works for any word size. This method may be referred to as the vertical strip method from the manner in which it divides up the Life universe.

Complete Storage Efficiency

All of the cell storage methods previously described involve wasting from 75 to 87 percent of storage in order to maintain program simplicity. We must eventually ask, "Why not use *every* bit?" By completely packing the data, cell storage becomes about eight times as compact as the original algorithm allowed.

When each bit is surrounded by relevant data, though, a drawback arises: there is no room for any kind of arithmetic instructions which produce a carry to the next bit. We remove this difficulty by performing the arithmetic in the same way that hardware performs it. Since there exists no semiconductor "add" gate, one adds by selectively combining the AND and exclusive OR (XOR) gates. Similarly, here it is possible to add using only a large assortment of logical operators.

One such solution, using PDP-11 machine code, is shown in listing 4. The BIC instruction of the PDP-11, which is effectively an AND/NOT instruction, is actually more useful then a normal AND instruction in this case. A similar implementation for a different processor not having this instruction might be slightly larger.

This example shows that we can automate 16 bits at a time in about 40 instructions of 16 bits, which is about $2 \frac{1}{2}$ instructions per bit - more efficient than any previous method. If 8 bit instructions are used, we must approximately double the number of instructions per cell. This also holds for the previous algorithms of many bits per word. As an example of how this improves performance, we are able to automate 72 bits at a time on the Honeywell 66/60 by looping with double word instructions with an average of almost 2 bits per instruction. So, despite the fact that this method has the longest code segments inside the calculation loop, it is by far the most efficient method of those discussed.

Life in Three States

One generalization of Life is a 3 state version called *Immigration*, which has the regular blank or dead state, plus *two* living states, X and O, for instance. The rules are the same as those for Life, except that, upon birth, a new cell's state is determined by the majority of parent cells. For example, three X cells or two X and one O will produce an X offspring. One use of the two distinct living states is to distinguish the major predecessor of an object. A case in point: if two gliders collide to form a block, from which one does the block actually originate?



Circle 355 on inquiry card.

The major difference between this algorithm and regular Life is that one must keep track of the kind of bit, as well as whether a bit is alive or not. An algorithm which does this is shown in listing 5. For a living cell of type X, bit 1 of the byte is set to 1; for a type O live cell, both bit 1 and bit 8 of the byte are set to 1. The distinctive feature of this algorithm is that when a new cell is created, the kind of cell it becomes is determined by how many 1s from bit 8 have been added into the sum. Since bit 8 is uniquely used, packing the old generation and the new into two halves of the same byte is no longer possible. Note that this algorithm will work in the same manner as a standard Life algorithm on an array containing only one of the living states.

Life Generations of the Fourth Kind

An extension of Immigration results in a version of Life having four different kinds of living states. The kind of cell which

MOV	OLD(Y-1,X-1),R0	(RI, RO) = NEIGHBOURS 1+2
MOV	OLD(Y-1,X), R1	
XOR	RI, RO	
B1C	R0, R1	
MOV	OLD(Y-1.X+1).R2	(R2,R0) = NEIGHBOURS (1+2)+3
XOR	R2.R0	
BIC	R0, R2	
B1S	R2, R1	(R1, R0) = NEIGHBOURS 1+2+3
MOV	OLD(Y+1,X-1),R2	$(R_2, R_3) = NE1GHBOURS 4+5$
MOV	OLD(Y+1.X), R3	
XOR	R3.R2	
BIC	R2,R3	
MOV	OLD(Y+1,X+1),R4	(R4, R2) = NEIGHBOURS (4+5)+6
XOR	R4.R2	
BIC	R2.R4	
BIS	R2,R3	(R3, R2) = NEIGHBOURS 4+5+6
XOR	R2,R0	(R2, R0) = NEIGHBOURS (1+2+3)+(4+5+6)
BIC	R0.R2	
XOR	R2,R1	(R2,R1) = CARRIES (1+2+3)+(4+5+6)
BIC	R1,R2	
XOR	R3.R1	
BIC	R1,R3	
BIS	R3, R2	
MOV	OLD(Y ,X-1),R3	(R4, R3) = NEIGHBOURS 7+8
MOV	OLD(Y .X+1),R4	
XOR	R4 , R3	
BIC	R3,R4	
XOR	R3 , R0	(R3, R0) = NEIGHBOURS (1+2+3+4+5+6)+(7+8)
BIC	R0 , R3	
XOR	R1,R3	(R4,R1) = CARRIES (1+2+3+4+5+6)+(7+8)
BIC	R3.R1	
XOR	R1.R4	
BIC	R4.R1	
BIS	R3, R2	
BIS	R4,R2	
BIS	OLD(Y, X), R0	(R0) IS OR'ED WITH ORIGINAL BIT
D.C.	DD D 0	
BIC	R2,R0	NEIGHBOURHOOD OF \ge 4 CAUSES DEATH
COM	R1	
BIC	R1,R0	NEIGHBOURHOOD OF \geq 2 A NECESSITY
MOV	R0, NEW(Y, X)	

Listing 4: A program to manipulate cells stored as a single bit. This code uses the instruction set of the Digital Equipment Corp PDP-11 processor. The addition is performed by selective use of logical operations. Application of this method results in the greatest possible storage density. Although there are more lines in the program, automation of many cells simultaneously makes this the most efficient procedure discussed.

now at a special introductory price of only \$19.95 COMPLI OUR STIMULATING SIMULATIONS by Dr. C.W. Engel for 8K PETs, 4K

Level I and II TRS-80s, and APPLEs with Applesoft II: Ten original simulation games such as Forest Fire, Lost Treasure, Gone Fishing and Diamond Thief, progressing from elementary to guite complex with most suitable for schoolchildren. Includes a 64 page book giving flowcharts, listings and suggested modifications ... \$14.95

mail your order to the address below. Personal Software** products are now available at all Radio Shack® stores throughout the United States and Canada, and from the PET and APPLE dealers listed below. New dealers are being added daily. For the name and (24 hours, 7 days; in Missouri, dial 1-800-342-6600). Or you can address of a dealer near you, call us at 617-783-0694 todav!

Radio Shaek AL ARAMA

COMPUTERLAND Huntsville AL 35805

AL ASKA ALPHA ELECTRONICS

Anchurage AK 99503

ΔY

ARKANSAS DATACOPE

Little Rock AR 72204 CALIFORNIA

BYTE SHOP OF SACRAMENTO Citrus Heights GA

BUSINESS ENHANCEMENT COMPUSERVICE Escondido CA 92027

CHANNEL DATA SYSTEMS Gulela CA 93017

BAINBOW COMPUTING Granada Hills CA 91344

BYTE SHOP OF HAYWARD Hayward CA 94541

COMPUTERLAND OF SOUTH BAY Lawndale CA 90260

A-VIDD ELECTRONICS Long Beach CA 90815 HOBBY WORLD ELECTRONICS Northindae CA 91324 CAPITOL COMPUTER SYSTEMS Sacramento CA 95616 COMPUTERLAND OF SAN DIEGO San Diego CA 92111 COMPUTERLAND OF SAN FRANCISCO San Francisco CA 94105 COMPUTERLAND OF SAN JOSE San Jose CA 95129 MARIN COMPUTER CENTER San Raphael, CA 94903 ADVANCED COMPUTER PRODUCTS

Santa Ana CA 92705 THE COMPUTER STORE

Santa Monica, CA 90401

BYTE SHOP Suisin CA 94585

BYTE SHOP OF TARZANA Tarzana: CA 91356

COMPUTERI AND OF HOUSAND OAKS

Thousand Oaks: CA 91360 SMALL SYSTEM SOFTWARE

Thousand Oaks CA 91360 COMPUTER COMPONENTS

Van Nuys, CA 91411 BYTE SHOP Westionster CA 92683 COMPUTER COMPONENTS OF

Circle 302 on inquiry card.

ORANGE COUNTY Westminster CA 92683

COLORADO AMPTEC Denver CO 80215

CHESS

BRIDGE CHALLENGER by George Duisman for 8K PETs, Level II 16K TRS-80s, and 16K APPLEs: You and the dummy play 4 person

Contract Bridge against the computer. The program will deal hands

at random or according to your criterion for high card points. You

can review tricks, swap sides or replay hands when the cards are known. No longer do you need 4 people to play! \$14.95

ORDERS: Check, money order or VISA/Master Charge accepted;

programs and cassettes guaranteed. If you have questions, please

call us at 617-783-0694. If you know what you want and have your

VISA/MC card ready, you can DIAL TOLL FREE 1-800-325-6400

COMPUTERLAND Denver CO 80222 CONNECTICUT

COMPUTERLAND OF FAIRFIELD Fairfield CT 06430

THE COMPUTER STORE Hartford CT 06103

THE COMPUTER STORE Windson Locks CT 06096 WASHINGTON D.C.

COMPUTER CABLEVISION Washington D.C. 20007 FLORIDA

COMPUTERLAND Boca Ration FL 33432 THE COMPUTER STORE Bradenton FL 33505 THE COMPUTER STORE Clearwater FL 33516 BYTE SHOP Fort Lauderdale FL 33334 COMPUTERLAND Fort Lauderdate FL 33308 FOCUS SCIENTIFIC ENTERPRISES Miami El 33132 GRICE ELECTRONICS Pensacola EL 32589 COMPLITERAGE Pompanu Beach FL 33062

MICRO COMPUTER SYSTEMS Tampa FL 33609 COMPUTER CENTER OF PALM BEACHES West Palm Beach FL 33409

HAWAII

RADIO SHACK (Dealer) Linue HA 96766

ILLINOIS

COMPUTERLAND OF ABLINGTON HEIGHTS Artington Heights TL 03904 FARNSWORTH COMPUTER CENTER Aurora IL 60505 THE ELECTRONIC KEYBOARD Chicago II, 60614 EMMANUEL & GARCIA JR AND ASSOCIATES Chicago IL 60613 COMPUTERLAND OF NILES Niles IL 60648 COMPUTERLAND OF PEORIA Peona IL 61614

INDIANA

DATA DOMAIN OF FURT WAYNE Fort Wayne, IN 46805

the Computer Store KANSAS

PERSONAL COMPUTER CENTER Overland Pack, K5 66206

COMPUTER SYSTEMS DUSIGN Wichita, KS 67214 LOUISIANA

COMPLETER SHOPPE Metane LA 70002

MASSACHUSE115

THE COMPUTER STORE Barlingtol MA 01803

THE LOMPLITER STORE Cambridge, MA 02139

MAD HATTER SOFTWARE Chessia MA 02150 NEW ENGLAND ELECTRONICS

Springhold: MA 01103 MICHIGAN

NEWMAN COMPUTER EXCHANGE Ann Action MI 48104

NEW DIMENSIONS IN COMPUTING. East Cansing, MI 46823 COMPUTERLAND OF

GRAND RAPIDS Kentwood MI 49508 COMPLETER MART OF ROYAL OAK

Royal Oak, MI 48073 THE CITY COMPUTER MART

Saturnaw MI 46603 COMPUTERLAND Southfield: ML48034

VEVEL FOUR PRODUCTIONS Westland MI 48185

MINNESOTA COMPLITER AND Bloamination MN 55431

MAIS Minineapulis MN 55454 MISSISSIPPI

OXFORD SOFTWARE CO Oxford MS 38655

NEW YORK COMPUTER SHOP OF SYRACUSE De Witt: NY 13214

THE COMPUTER TREE Endwoll NY 13760

LONG ISLAND COMPUTER GENERAL STORE Lynbrook NY 11563

COMPUTER MICROSYSTEMS Mannasset NY 11000

THE COMPUTER FACTORY New York, NY 10017

COMPUTER HOUSE Roctuster NY 14009 THE COMPUTER STORE

Rochester NY 14618

P.O. Box 136-B1 Personal Software™

THE COMPUTER CORNER White Plains, NY 10601

NORTH CAROLINA

COMPUTERLAND Charlotte: NC 28205 BYTE SHOP Greensborn NC 27401 MIGROCOMPUTER SERVICES

HIGHLEY NU 28601 HATE SHOP OF BALFIGH Raleign NL, 27605

оню

21ST CENTURY SHOP Cimanuta OE1 45202

CYBER SHOP Columbus OH 43227

MICRO MINI COMPUTER WORLD Columbus: OH 43213

ASTRO VIDEO ELECTRONICS Lancaster OH 43130

COMPUTERLAND OF CLEVELAND Mayfield Heights: OH 44121

OKLAHOMA

HUSINESS MICRO SYSTEMS Oklationia City: OK 73108 TIGH TECHNOLOGY Oklahuma City: OK 73106

HIGH TECHNOLOGY Tulsa OK 74129

OBEGON

COMPUTERLAND OF PORTLAND Tigart OR 97223

PENNSYLVANIA PERSONAL COMPUTER GENTER

Liazer PA 19355 THE COMPUTER WORKSHOP Murrysville PA 15668

RADIO SHACK (Dealer) North Walks: PA 19454

A B COMPUTERS Perkasie PA 18944

MICROTRONIX Philadelphia PA 19106 SOUTH CAROLINA

DATA MABI Greenville SC 29607

TENNESSEE COMPUTER LABS OF MEMPHIS Memphis IN 38117 DOC S COMPUTER SHOP

Nashville, TN 37211 TEXAS COMPUTERLAND OF AUSTIN Austin TX 78757 COMPUTER TERMINAL ELPaso TX 79901 THE COMPUTER SHOP

San Antonio 1 X 78240

ПТАН

ComputerLand

THE HI FL SHOP Salt Lake City, UT 84117 VIDCINIA

COMPUTER HARDWARE STORE Alexandria: VA 22314

COMPLETERS PLUS Alexandria: VA 22304

HOME COMPUTER GENTER Newtort News, VA 23606 THE COMPUTER PLACE

Ruanukii VA 24015

WISCONSIN

BYTE SHOP OF MILWAUKEE Greenheld WI 53227

MADISON COMPUTER STORE Madison WI 53711

WASHINGTON

COMPLITERLAND OF SOUTH KING COUNTY Federal Way, WA 98003

YE OLDE COMPUTER SHOPPE Richland WA 99352 CANADA

Woltzille: Nova Scolia B0P 1X0

COMPUTER INNOVATIONS

Ottawa: Ontario K18 4A8

Toromo, Ontario M4E 2L2

KOBETEK SYSTEMS

MICRO-WARE

ENGLAND

BYTE SHOP

liford Esser

INFOGUIDE

Manichester M4 3E4

KEEN COMPUTERS

Nottingham NG7 TEN

ING W HOFACKEH

Newtwiry Berkstein RG D 1P0

Lorelon

CYTEK

PETSOFT

GERMANY

HOLLAND

SWEDEN

Basel

Limite

ELHATEX

Wettman

Cambridge, MA 02138

8 Math. Invit 75

COMPUTRON

MICROFUTURE

SWITZERLAND

INTERFACE TECHNILLIE

BYTE January 1979

-95

DIAL NO COMPUTER

Stockholm 10322

Den Haag 2502 EH

Listing 5: A program to perform calculations for the 3 state, or Immigration game. Live cells are of two distinct types. Cells are stored one per byte. For one type of live cell, the byte has its 1 bit set to 1. The other type of live cell is indicated by setting both bit 1 and bit 8 of the byte to 1. Data stored by this scheme may not be packed further.

```
Listing 6: A program that
demonstrates a version of
Life in which cells are in
any one of five possible
states. A hash table is
used to determine the kind
of cell which is born to
various sets of parents.
```

```
FOR Y := MINY TO MAXY BY I DO
                             BEGIN
                                 FOR X := MINX TO MAXX BY 1 DO
                                 BEGIN
                                     SUM := OLD(Y-1,X-1) + OLD(Y-1,X) + OLD(Y-1,X+1)
                                                                       + OLD(Y , X+1)
                                          + OLD(Y X-1)
                                          + OLD(Y+1,X-1) + OLD(Y+1,X) + OLD(Y+1,X+1);
                                        OLD(Y,X) \neg = 0 THEN
                                     1 F
                                          [F (SUM OR 1) MOD 8 = 3 THEN NEW(Y,X) := OLD(Y,X)
                                         ELSE NEW(Y, X) := 0
                                     ELSE IF SUM MOD 8 = 3 THEN
                                          [F SUM < 16 THEN NEW(Y,X) := 1
                                         ELSE NEW(Y, X) := 9
                                     ELSE NEW(Y, X) := 0
                                 END
                             END
                             FOR Y := MINY TO MAXY BY I DO
                             BEGIN
                                 FOR X := MINX TO MAXX BY I DO
                                 BEGIN
                                      OLD(Y,X) := NEW(Y,X)
                                 END
                             END
                             ARRAY HASH(0::33) CONTAINING
                                  1, 1, 9, 9, 0, 0, 0,
                                                              Ι,
                                                                  89, 9,
                                         57, 9, 57, 57, 0,
                                                              0.
                                                                  9,
                                  0.
                                      1.
                                                                       1.
                                     57, 89, 89, 0, 57, 0,
                                  Ο,
                                                              0,
                                                                  0,
                                                                       89
                                  0.
                                     0. 0, 89;
                                  FOR Y := MINY TO MAXY BY I DO
                                  BEGIN
                                      FOR X := MINX TO MAXX BY 1 DO
                                      BEGIN
                                          SUM := OLD(Y-1,X-1) + OLD(Y-1,X) + OLD(Y-1,X+1)
                                               + OLD(Y , X-I)
                                                                            + OLD(Y , X+1)
                                               + OLD(Y+1,X-1) + OLD(Y+1,X) + OLD(Y+1,X+1);
                                          1F OLD(Y,X) \neg = 0 THEN
                                              IF (SUM OR I) MOD 8 = 3 THEN NEW(Y,X) := OLD(Y,X)
                                              ELSE NEW(Y, X) := 0
                                          ELSE IF SUM MOD 8 = 3 THEN NEW(Y,X) := HASH(SUM/8)
                                          ELSE NEW(Y, X) := 0
                                      END
                                  END
                                  FOR Y := MINY TO MAXY BY I DO
                                  BEGIN
                                      FOR X := MINX TO MAXX BY I DO
                                      BEG1N
                                          OLD(Y,X) := NEW(Y,X)
                                      END
                                  END
                                           V LIFE X ;Y
Listing 7: The game of Life programmed in
                                             +1,p[+' []'[X+(3=Y)VXA4=Y+(~1¢Y)+Y+1¢Y+(~1eX)+X+1eX+
                                      [1]
one line of APL. This function accepts the
                                             (0,((1+\rho X)\rho 1),0) X + (0,((1+\rho X)\rho 1),0) X +
input pattern as a Boolean matrix and dis-
                                             (((11+pX)\geq (\forall fX))1) \land \varphi((11+pX)\geq (\varphi \forall fX))1)/X +
plays it every generation. The reader is left
                                             v
```

to determine which algorithm is used.

may be born is determined by the majority of the parent cells. If no majority exists (ie: all three parents are different), a cell of the fourth kind is generated. Patterns containing only two kinds or one kind of live cells make this game become equivalent to Immigration and Life, respectively.

Listing 6 shows a procedure for automating this Quad-Life. It is essentially the same as the Immigration algorithm, except that the determination of cell type is done most efficiently by using a hash table. The program may index a table containing cell types using the sum of the types of the parent cells. Since a birth can occur only between three live cells, the hashing function need only meet the condition that it be unique when any combination of three of the four different values representing the four different cell types is added together. The values 1, 9, 57, and 89, produce a unique hash. This is also the smallest solution, giving a hash table with 34 entries, of which 20 are actually needed.


Exploiting Language Power

No proper treatment of algorithms is complete without a program written in one line of APL which performs the desired task. The program in listing 7 accepts the input pattern as a Boolean matrix and displays the pattern every generation. The grid is effectively of infinite size, since storage allocation for the pattern is grown and shrunk as necessary. The program works only in origin 0, but changing it to work in origin 1 would be fairly trivial. Determining which algorithm is used here will be left as an exercise to the reader.

Ultimate Purpose

The more research that is done concerning Life, the more it appears that investigators are becoming less concerned with merely empirical questions such as "What does pattern such and such eventually form?" - and more concerned with more esoteric problems such as entropy, information theory and computability theory. Due to this shift in emphasis, it is becoming apparent that the future of Life algorithms will not rest in smaller and faster programs to automate Life. The advances of the future abide rather in highly specialized abstract mathematical programs for proving theorems or gathering statistics. However, for most enthusiasts, Life will always be a fascinating diversion that produces fascinating pictures on the screens of video displays.

NEW - FORTRAN PROCESSOR BOARD SS-50 BUS SWTPC PLUG COMPATIBLE EDIT, COMPILE and EXECUTE MODES All software in ROM for FAST access; NO RAM wasted; NO DISC System Necessary **PSEUDO · TIMESHARE editor usable during FORTRAN** program execution COMPILER generates COMPACT CODE consuming less RAM than BASIC On board μ C processes in parallel with 6800 CPU Extra PROM spaces for subroutine packages Scientific Subroutine Package soon available (FFT, CAD, Matrix Manipulation) REAL 6800 FORTRAN **FROM \$125** TOTALLY IN HARDWARE **REAL TIME INTELLIGENCE CORP** P. O. Box 9562 Rochester, NY 14604



Circle 211 on inquiry card.

Making a list?

DR DOBB'S JOURNAL OF COM-PUTER CALISTHENICS AND ORTHO-DONITA, volume I edited by Jim C Warren.

This is a collection of everything from the first year of Jim Warren's outstanding journal. 359 pp. \$13.00 (no photo).

YOUR HOME COMPUTER by James White.

□ A clearly written nontechnical description of personal computers that required no prior knowledge of computers or electronics. Yours for \$6.00.

GETTING INVOLVED WITH YOUR OWN COMPUTER by Leslie Solomon and Stanley Viet.

Whether your interest in business applications, word processing, education, security, computerized video games, computer art and music. Robots, or amateur radio, this book will get you started and keep you on the right track. 216 pp. \$5.95.

UP YOUR OWN ORGANIZATION! by Donald M Dible.

□ A great handbook on how to start and finance a new business, this is the most comprehensive reference we've seen on the subject. 372 pp. Available for \$14.95 in hardcover.

HOW TO PROFIT FROM YOUR PERSONAL COMPUTER by Ted G Lewis.

☐ If you have wanted to use your personal computer in a profitable manner, and you feel you need some help planning programming techniques for common business applications, this book is for you. 191 pp. \$7.95.

BASIC AND THE PERSONAL COM-PUTER by Thomas A Dwyer and Margot Critchfield.

After giving an in-depth course in BASIC, the book discusses microcomputer hardware, graphics, word processing, sorting, simulation and data structures. Easy to read and informative. 438 pp. \$12.95 (no photo).

TV TYPEWRITER COOKBOOK by Don Lancaster.

□ A complete guide to low cost television display of alphanumeric data, several chapters of which were published ahead of the book in early issues of BYTE magazine. \$9.95.

THE CHEAP VIDEO COOKBOOK by Don Lancaster.

☐ This latest in Don Lancaster's series of hardware books continues where the **TV Typewriter Cookbook** leaves off. New, inexpensive video display circuits (and the software to drive them) are described. 256 pp. \$5.95 (no photo).

Check here for new ideas



APL AN INTERACTIVE APPROACH Second Edition, Revised by Gilman and Rose.

☐ Here's an excellent way to introduce yourself to the APL language. Gilman and Rose have extensively updated their popular book to include the latest information about APL and the various forms now in use. \$11.95.

SARGON by Dan and Kathe Spracklen.

☐ Written about the 1978 West Coast Computer Faire chess champ, "Sargon," highly praised, is a program in Z-80 assembler language. \$14.95 (no photo).

THE WIRED SOCIETY by James Martin.

This is a fascinating and not-to distant account of what the future might be like, changed by the new telecommunications technology. Prefacing his discussions with historical as well as contemporary references, Martin lures the reader into an impending technical revolution, which will change corporations, change government, and changes the lives of everybody. \$12.95 hardcover (no photo).

MICROPROCESSOR INTERFACING TECHNIQUES (Expanded 2nd edition) by Austin Lesea and Rodnay Zaks.

Now available in this newly revised edition featuring: new material on "useful circuits,"an enlarged floppy disk section with new double density controllers, updates on LSI controllers--and much more. Including basic concepts and techniques, this book is a very comprehensive handbook on interfacing. 416 pp. \$9.95.

MICROPROCESSORS: FROM CHIPS TO SYSTEMS by Rodnay Zaks.

A complete and detailed introduction to microprocessors and microcomputer systems. \$9.95.

BASIC BASIC, 2nd EDITION by James S Coan.

□ If you're not already familiar with BASIC, this book is one of the best ways to learn about this popular computer language. BASIC (which stands for Beginner's All-Purpose Symbolic Instruction Code) is easy to learn and easy to apply to many problems. \$8.95.

ADVANCED BASIC by James S Coan.

☐ This is the companion volume to James Coan's Basic BASIC. In this book you'll learn about some of the more advanced techniques for programming in BASIC, including string manipulation, the use of files, plotting on a terminal, simulation and games, advanced mathematical applications and more. \$8.95.

CHESS AND COMPUTERS by David Levy.

This 145-page paperbound book is loaded with chess games played by computers. The games are computer versus computer and computer versus human. \$8.95.

CHESS SKILL IN MAN AN MACHINE edited by Peter W Frey.

☐ This is a most fascinating book, concerning itself with the when, how, and why of computer chess. \$14.80 hardcover.

SCIENTIFIC AND ENGINEERING PROBLEM SOLVING WITH THE COM-PUTER by William Ralph Bennett Jr.

Besides teaching BASIC (which it does admirably), this lively, lucid book presents a wealth of imaginative and unusual applications programs taken from many disciplines. In its diversity and elegant style, it ranks with Donald Knuth's works as a milestone in the art of computing. Hardcover, \$19.95.

GAMES, TRICKS AND PUZZLES FOR A HAND CALCULATOR by Wallace Judd.

Got a friend who won't have anything to do with calculators? You just might woo him or her into the electronic age with some of the tricks in this book. Capers, games and astounding calculations are here to dazzle. They've even pulled a calculator apart to show you what the insides look like! A neat book for anyone suffering from technophobia or plain boredom, 91 pp. \$4,95.

FUNDAMENTALS OF RECORDKEEP-ING AND FINANCE FOR THE SMALL BUSINESS by Robert C Ragan, CPA, and Jack Zwick, Ph.D.

Once you have your organization or business up and running, records must be kept. 196 pp. Only \$10.00 in hardcover.

THE ART OF COMPUTER PRO-GRAMMING by Donald E Knuth.

Praised by many critics as the best books in their field. These books are part of a projected seven volume omnibus survey of computer science now being completed by Donald E Knuth. Volume 1, Fundamental Algorithms,

634 pp. \$21.95 hardcover.

Volume II, Seminumerical Algorithms, 624 pp. \$21.95 hardcover.

☐ Volume III, Searching and Sorting, 722 pp; \$21.95 hardcover.

FUNDAMENTALS AND APPLICA-TIONS OF DIGITAL LOGIC CIR-CUITS, 2nd edition by Sol Libes. You'll find everything from the basic theory, to various circuit designs, to the most recent applications, including the

circuitry of calculators, digital voltmeters, frequency counters, and computers. 200 pp. \$7.95.

SMALL COMPUTER SYSTEMS HAND-BOOK by Sol Libes.

☐ This is an introductory text for those with a minimal knowledge of electronics who are interested in microcomputers as a hobby. The author explains microcomputer concepts from number systems and logic circuits to programming languages and applications with the emphasis on practical knowledge. 197 pp. \$8.45.

THE LITTLE BOOK OF BASIC STYLE by John M Nevison.

This book teaches you how to write clear, well-planned programs you can read. 151 pp. \$5.95 (no photo).



SOME COMMON BASIC PROGRAMS by Lon Poole and Mary Borchers.

☐ At last, a single source for all those hard to find mathematics programs! All the programs are written in a restricted BASIC suitable for most microcomputer BASIC packages, and have been tested and debugged by the authors. \$8.50.

SOCIAL EFFECTS OF COMPUTER USE AND MISUSE by J Mack Adams & Douglas H Haden.

☐ Most of us have come to accept the presents of computers in our lives. Their effect on society as a whole is worthy of carefull consideration. This book surveys the evolution of computers, their application, and the social, economic and philosophical implications of their increasing use. 326 pp. \$10.00.

PROGRAMMING A MICROCOMPU-TER: 6502 by Caxton C Foster.

☐ This informal, well-written book may be just what you need to enter the world of microcomputers. Foster uses the 6502 microprocessor (used in the KIM-1, the PET, and the Apple microcomputer systems) as a basis for discussing the techniques of writing programs. 231 pp. \$9.95.

TOP-DOWN STRUCTURED PRO-GRAMMING TECHNIQUES by Clement L McGowan & John R Kelly.

What is structured programming? The authors answer this question in this lively, well-written book. 288 pp. \$15.95 hardcover.

6800 ASSEMBLY LANGUAGE PRO-GRAMMING by Lance A Leventhal.

☐ From Osborne & Associates we have another in their series of microcomputer books. Lance A Leventhal discusses assembly language programming for computers using the 6800 microprocessor. The 6800 instruction set is presented in depth with chapters on assemblers, simple programs, code conversion, tables and lists, subroutines, input/output, interrupts, program design and documentation, and sample projects. \$8.50.

ACCOUNTS PAYABLE AND AC-COUNTS RECEIVABLE by Lon Poole and Mary Borchers.

☐ This is a set of 21 programs which constitute an invoice-linked accounts payable and a low-volume invoice accounts receivable system for small businesses. It is the third in Osborne & Associates' series of BASIC business programs and will be complemented by the soon to be published General Ledger. 318 pp. \$15.00.

DITC	DIAL YOUR BANK	CARD ORDERS ON	OUR TOLL-FREE H	OT LINE: 1-800-258-5477.
BITS inc Books to erase the imp	oossible			
POB 428, 25 Route 101 West Peterborough, NH 03458	00100			Zip
My check enclosed:		Signature		
Check # :				Total
Rukhuman Amount:			Number of books	
My card #:			Postage \$.75/book or \$1.00 outside U.S.	
Ex	pires:		Grand Total	
Prices subject to change without i	notice.	Dealer Inquiries Invit	ted.	You may photocopy this page.

The Digicast System

Receiving Data and

A I Halsema 4921 Patrae St Los Angeles CA 90066 Imagine turning on your radio and receiving the latest copy of BYTE—or receiving only the news of interest to you. Tuning in to a program could mean exactly that: you would receive software source code listings, binary object code listings, and documentation. All of these are possible with a revolutionary new system called Digicast.

Digicast is similar to Britain's Teletext and France's Antiope systems, but would be transmitted by commercial FM radio stations. Teletext data is broadcast during a portion of the vertical blanking time by television stations of the BBC (see figure 1). Decoded by logic connected to the television set, Teletext news and announcements are dialed up and displayed on the television screen at the viewer's option.

Operation

To understand how Digicasting would work, consider FM stereo broadcasts. FM stereo is transmitted as two separate signals modulating the same radio frequency carrier. Both channels of the stereo signal are combined into one monaural signal. This combined signal is what you hear when listening with a monaural only FM receiver. A second signal of 38 kHz away from the center frequency, amplitude modulated by left channel minus right channel difference information, is also transmitted (see figure 2). This is called the pilot carrier, and is used in the receiver's stereo demultiplexer to separate the two stereophonic signals. Stereo and other Subsidiary Communications Authorization (SCA) signals are transmitted only by FM stations due to the wide bandwidth assigned to the stations by the Federal Communications Commission. This wide bandwidth (150 kHz, with deviations of 75 kHz above and below the center frequency of the carrier) is required to reproduce high fidelity music. Stereo transmissions do not exhaust the bandwidth available to an FM station, however. Digicast signals can be broadcast in exactly the same way as stereo-







Figure 1: Video synchronization signals. The pulses riding on the waveform at the "blacker than black" voltage level are horizontal sync pulses. Intervals between the horizontal sync pulses can be used to carry information, and are so used in the Teletext and Antiope systems. This portion of the video can be seen if the vertical hold control on the receiver is misadjusted slightly to roll down the picture. Nonblack portions visible in the bar displayed are test signals added at the transmitter. Note that this figure is not to scale, since more horizontal sync pulses actually appear during the vertical blanking time than are shown here.


Information Over Your FM Radio



Digicast and Digicasting are proprietary names protected by trademark laws.







phonic music. Reception would require the use of a wide bandwidth FM receiver with subcarrier output jacks to allow connection of the Digicast demultiplexer. This demultiplexer would be similar to a standard stereo demultiplexer, but with a different operating frequency and output voltage levels. The demultiplexed data would be fed into a computer via a standard Universal Asynchronous Receiver Transmitter (UART) circuit (see figure 3). Data rates of 4800 to 9600 bps are envisioned. The higher data rates may require the use of special fast rise time receivers.

Applications

Digicast is designed to allow serial read only access to large data bases. One such data base is the news. Used in the newscast mode, Digicast would provide high-speed transmission and reception of all the news in alphanumeric form. The computer at the receiving end would be programmed to select those items containing keywords of interest to its owner and to store or print them for later reading. A news transmission facility is simple to implement, since the news is received in machine intelligible form from the wire services (ie: UPI, AP, Reuters, etc). Software at the receiver can range from the simplest search and save program to complex artificial intelligence programs to correlate data and extrapolate stock market trends. (Stock market and commodities quotations are also available in machine readable form.) As the amount of news and information increases to the saturation point, a UHF television channel (6 MHz bandwidth) could be allocated for this purpose. A 6 MHz channel could handle a 6,000,000 bps data rate, spurring development of still faster microprocessors. An alternate approach to the problem of information saturation is to use additional FM stations in the area to handle additional data. Digicasting will reduce the amount of paper needed for newsprint, and reduce pollution levels. How much of your newspaper do you read? Once read, most newspaper becomes trash, adding to pollution.

Current Status

For Digicast to be a success technically, it must also be a financial success. An FM station can be equipped with the needed electronics for under \$10,000, and subscriptions to the service sold to the public on a monthly basis. Specialized Digicast receivers could be mass-produced now for \$50, exclusive of the computer, related software and peripherals. To insure that no pirating of the broadcasts takes place, the data can be encrypted, with a new decrypting key being mailed to subscribers on a monthly basis.

Digicasting is being developed by the Digicast Project directed by 1im C Warren Ir. who has edited Dr Dobb's Journal of Computer Calisthenics & Orthodontia, and has also been the organizer of the West Coast Computer Faires. The project expects to have a Digicast facility operating in the San Francisco area by the end of 1979, but needs both technical and financial help. The project is currently financed by subscriptions to the Intelligent Machine Journal, which prints news and details of the project; you may offer technical help and buy subscriptions (\$18 a year) by writing to Jim C Warren Jr, 345 Swett Rd, Woodside CA 94062.

REFERENCES

- "Bandwidth Requirements for FM," (no author cited), *Electronics World*, volume 80, number 3, September 1968, page 27.
- 2. Grob, Bernard, *Basic Television*, second edition, McGraw-Hill, New York, 1964, pages 68 and 108 thru 113. See this reference for frequency modulation terms and television signal waveforms.
- Solomon, L, "Hidden TV Test Signals," Electronics World, volume 71, number 4, April 1964, page 34.
- Warren, Jim C, Computer, IEEE Computer Society Journal, September 1978, page 97. A short biography of Mr Warren is provided on this page.
- Warren, Jim C, "The Digicast Systems," Dr Dobb's Journal of Computer Calisthenics & Orthodontia, volume 3, number 9, October 1978.
- "Will Video-Text Systems Travel Well?" (no author cited), *Electronics*, volume 51, number 19, September 1978, page 24. This is a very pessimistic editorial on Teletext and personal computing.
- Winfree, Robert W, "SCA Background Music Multiplexer," *Electronics World*, volume 70, number 6, December 1963, page 42.

Write bug-free code faster in BASIC, FORTRAN, or COBOL with our unique software development system

Enjoy a bonus in better documentation and easier modification, too

Yes, you really can get flawless code faster, using the Stirling/Bekdorf™system of software de velopment tools with structured programming concepts. Not only does the system help prevent errors, it also helps you trap errors you do make, quickly.

Each tool is human engineered to do its job better. Every step in the programming process, from initial logic design through print-out or display layout, flows more smoothly with the Stirling/Bekdorf system. Designed to make fullest use of structured programming concepts, our software development tools are human engineered to reduce initial errors, improve de-bugging speed, and aid concept communication

When you use "top-down" structured programming, the first part of our system to help you is the 78F2 FlowchartrixTM, no matter what language you're using. You use it first to lay out your original concept blocks. Then you use it to write a finely

detailed flowchart quite smoothly. 54% more logic cells than other flowchart forms, so you get far more of your program on each page. Each Flowchartrix has a full 77 logic cells, not just This not only saves paper, but also makes 50 your finished flowcharts easier to understand. By seeing up to 27 extra steps of your program on each page, you comprehend program flow more cl-early. That's important while writing the flowchart, more important when you write actual code. It's also extremely helpful when you debug, and indispensable when you come back months or years later to modify your original work. 78F2's higher matrix count makes your flowcharts quicker to debug because there are fewer pages to search for errors Fewer pages also save you money and stor age space

Unique matrix can show your loops AS loops. The 7 x 11 matrix gives you a central column to use for executive control logic, plus 3 columns on each side to describe loops and subroutines. In fact. these 3 columns on each side give plenty of fact. these 3 columns on each side give plenty of room to write loops laid out visually as loops (sort of a squared circle). This makes loops and sub-routines easier to recognize, because their form is readily apparent at a glance. Since they're easier to find, and may even be completed on a single page, they're also simpler to debug or modify. Every matrix cell has a specific label to help you track branch points. Now it's far easier to follow your program from page to page, point to point. When you write program documentation, having a separate reference point for each cell makes your program much easier to describe clearly. With Flowchartrix, you don't need a shape tem-plate to draw remarkably regular logic symbols. Guides for the most-used logic symbols are right in each matrix cell. They help you draw most stand-ard flowchart symbols entirely free-hand. With 78F2, your pencil can fly as fast as you can write, withfact, these 3 columns on each side give plenty of

your pencil can fly as fast as you can write, with out interruption. When a flash of insight strikes, now you can keep your pen on paper, flowing rapidly from one step to the next without breaking to pick up a template.

78P4 Print-Out Designers are the next step. When you finish flowcharting, you're ready to lay out the printed reports your program will generate. This helps you focus your thinking on the end result to be produced from all your effort. Then when you begin to follow the flowchart to write actual code you'll be ready to blaze through the report generation segments right along with the sorts and computations. computations.

Computations. Unique 70 x 160 matrix accommodates even proportional-spacing word processor formats. The 160-column width can handle practically any printer formal. The 78P4 is big, 14¹/₂ x 22 inches, because under solid the call size to human writing comfort we've scaled the cell size to human writing comfort,

not machine print. Each 78P4 character cell is 3mm wide by 5mm high, giving nearly twice the character-writing area of other printout design sheets. Special markings at columns 80, 96, and 132 show you the relative position of each printed character. Scaled page length arrows reference the last possible printed line for standard 8¹2" and 11" paper (for printers with 6 vertical lines per inch)

Special 5-column area records the program line number of the code which creates each printed line. This unique feature makes the control code much faster to debug and modify. It shows, at a glance, exactly which line of code creates each line of your report, saving hours of needless search time when you must make a change in the report format (and don't you always have to, sooner or later?

Now you've done your flowcharting and planned the printed reports, you're ready to write the clean-est code you've ever created. And Stirling/Bekdorf's 78C1 Combination Coding/CRT Layouts will help you do it faster. If you're using separate coding forms and CRT layouts now, you'll really enjoy the improvements we've designed for you in the com-bination 29C1 bination 78C1

Every sheet gives you 2 form uses for the price of one. When display layout and line folding points aren't critical, use 78C1's full 28 line x 80 column grid area for regular program steps. Then for inter-active or instructional sections, to plan display layouts simply keep your characters within the appro-priate CR1 indicator lines, and you'll automatically know where every character will show on your CR1 screen

Gives you 4 extra coding lines on every sheet. Full 28 line x 80 column coding capacity saves you 14 sheets out of every 100, compared to 24-line forms. 86 sheets hold more program steps than 100 sheets of any 24-line form, yet we offer fullsize 6mm x 3mm grid blocks to give you comfortable writing room and visual space between lines. Works with your CRT display, no matter what

brand you own. Equipped for both 16 line x 64 column and 24 line x 80 column display formats, 78C1 is compatible with your video terminal

Available in three separate versions (one for BASIC languages, one for FORTRAN, another for COBOL), the 78C1 is so powerful we include a 7page instruction manual with every order, to help you discover every facet of its unmatched capabilities.

Every tool in the Stirling/Bekdorf system is surface-engineered to take both pen & pencil without blotching. Our tough extra heavy, 22# paper is pure enough to use with critical magnetic ink character readers, although you'll probably never use it that way. We use it because it gives crisp, sharp characters whether you write with pencil or plastic-

tip pens. Every part of our system uses eye-comfortable soft blue grids. All grid rulings, tints, and division rules are reproduced in a special shade of blue. We chose it because it's easy on your eyes, even after hours of continuous programming. If you write software as a professional programmer, you'll particularly appreciate the improvement over the green lines you've been writing on.

A 3-ring binder is one more of our secrets for your success. Every tool in the S/B system is designed to work together in a standard 3-ring binder. signed to work together in a standard 3-ring binder. All your notes, logic concepts, flowcharts, code, CRT layouts, print-out designs, and documentation can be kept together, in order, in one place. This saves time every time you sit down to write. It also makes debugging and modification immensely simpler. By ensuring everything you create stays together, you assure you can find the area you need to modify when the time roomes whether it's pert to modify when the time comes, whether it's next week or next year. You can readily recapture your original train of thought by scanning your flowcharts, then go directly to the area of code you need to alter. In fact, when you use our system to its fullest, even another programmer can quickly compre-hend your original thinking, so he can help you make changes or extensions.

Order your supply of the world's most advanced software development tools, right now, before you hatch even one more bug. Ask your local computer store for Sturling/Bekdorf 78F2's, 78P4's, and 78C1's, or use the coupon below to get your supply.

78F2 Flowchartrix	78C1 Combination Coding/CRT Layouts
☐ 2 pads of 50 = \$7 90 + \$2.85 pkng & shpg □ 10 pads of 50 = \$34 35 + \$6 45 pkng & shpg	All are the same price, but please check which language format you want.
78P4 Print-Out Design Sheets □ 1 pad of 50 = \$7.45 + \$3.15 pkng & shpg □ 5 pads of 50 = \$32.10 + \$6.75 pkng & shpg	2 pads of 50 = \$6.35 + \$1.95 pkng & shpg 10 pads of 50 = \$26.85 + \$3.35 pkng & shpg
3-hole punched vinyl pockets for 78P4 Design Sheets '' set of 5 for \$2.65 + \$1.35 pkng & shpg = set of 12 for \$5.00 + \$1.85 pkng & shpg	Teras residents please add 5 5's sales tai to base price. We ship UPS so P.O. Box address must give phone number. Prices show for packing & shipping are U.S.A. onlyInternational shipping rates are higher, write for details.
Sample of one sheet of each form + associated labels & literature, \$2.50	Charge to: Master Charge Visa exp. date Card #
Enclosed is my check for \$ Name	
Address	Phone
City	_ State Zip
M -1 11	J /Bekdorf

Photo 1: The author's polyphonic music keyboard system, which allows more than one note to be played simultaneously. The scanning keyboard interface is just behind the 61 note manual in the foreground. The stand alone ASCII keyboard in front is dedicated to music related tasks, and, in conjunction with a video terminal (not shown), allows two easily distinquished levels of system control.



Polyphony Made Easy

Steven K Roberts 129 N Galt Av Louisville KY 40206

Photos by Douglas Fowley

It was not long after the successful implementation of a hardware chromatic tone and envelope generator for my system that I began to wish for a method of playing music that would be somewhat less cumbersome than tune encoding with the ASCII keyboard. The ability to store a melody by defining all the notes and then allowing the computer to perform it was worthwhile, but without some technique for spontaneous interaction the system could hardly be called an instrument. A music keyboard was clearly called for.

I obtained a 61 note (5 octave) organ manual from the Kimball Organ Company for about \$75, and considered the interface task in depth. Among the primary performance specifications for the design were:

- Polyphonic capability (not limited to single notes)
- Undiscernible response delay
- Very low processor overhead


The last of these requirements precluded the

use of a software scan, which would have reduced hardware to its simplest form, and the need for polyphony called for either a bit map interface or a multiplexer with its own memory. To simplify the software as much as possible, the latter approach was selected.

A note should be inserted here about the touchy subject of software simplification. An argument frequently heard in the world of the microprocessor is that everything should be done with the program. If the processor in question is a dedicated controller, then by all means, all the work that can be reasonably handled by the program should be so assigned. However if the processor is at a higher level of system abstraction. it may be more efficient to delegate certain repetitive tasks either to hardware or to another microcomputer. There is no convenient generalization defining the tradeoff. but in cases where software complexity gets out of hand due to the presence of a fairly mundane but demanding task, some parallelism is usually called for. In the specific

SYM-1, 6502-BASED MICROCOMPUTER

- FULLY-ASSEMBLED AND COMPLETELY INTEGRATED SYSTEM that's ready-to-use
- ALL LSI IC'S ARE IN SOCKETS
- 28 DOUBLE-FUNCTION KEYPAD INCLUDING UP TO 24 "SPECIAL" **FUNCTIONS**
- EASY-TO-VIEW 6-DIGIT HEX LED DISPLAY
- KIM-1* HARDWARE COMPATIBILITY The powerful 6502 8-Bit MICROPROCESSOR whose advanced architectural features have made it one of the largest selling "micros" on the market today.
- THREE ON-BOARD PROGRAMMABLE INTERVAL TIMERS available to the user, expandable to five on-board.
- 4K BYTE ROM RESIDENT MONITOR and Operating Programs.
- Single 5 Volt power supply is all that is required.
- 1K BYTES OF 2114 STATIC RAM onboard with sockets provided for immediate expansion to 4K bytes onboard, with total memory expansion to 65, 536 bytes.
- USER PROM/ROM: The system is equipped with 3 PROM/ROM expansion sockets for 2316/2332 ROMs or 2716 EPROMs
- ENHANCED SOFTWARE with simplified user interface
- STANDARD INTERFACES INCLUDE:
 - -Audio Cassette Recorder Interface with Remote Control (Two modes: 135 Baud KIM-1* compatible, Hi-Speed 1500 Baud)
 - -Full duplex 20mA Teletype Interface
 - -System Expansion Bus Interface
 - —TV Controller Board Interface
 - —CRT Compatible Interface (RS-232)
- APPLICATION PORT: 15 Bi-directional TTL Lines for user applications with expansion capability for added lines
- EXPANSION PORT FOR ADD-ON MODULES (51 I/O Lines included in the bosic system)
- SEPARATE POWER SUPPLY connector for easy disconnect of the d-c power
- AUDIBLE RESPONSE KEYPAD



Synertek has enhanced KIM-1* software as well as the hardware. The software has simplified the user interface. The basic SYM-1 system is programmed in machine language. Monitor status is easily accessible, and the monitor gives the keypad user the same full functional capability of the TTY user. The SYM-1 has everything the KIM-1* has to offer, plus so much more that we cannot begin to tell you here. So, if you want to know more, the SYM-1 User Manual is available, separately

SYM-1 Complete w/manuals	\$269.00
SYM-1 User Manual Only	7.00
SYM-1 Expansion Kit	75.00

Expansion includes 3K of 2114 RAM chips and 1-6522 I/O chip.

SYM-1 Manuals: The well organized documentation package is complete and easy-to-understand.

SYM-1 CAN GROW AS YOU GROW. Its the system to BUILD-ON, Expansion features that are soon to be offered: 8K Bo

isic ROM	\$159.00
terface Board	349.00

QUALITY EXPANSION BOARDS DESIGNED SPECIFICALLY FOR KIM-1, SYM-1 & AIM 65

TV In

These boards are set up for use with a regulated power supply such as the one below, but, provisions have been made so that you can add onboard regulators for use with an unregulated power supply. But, because of unreliability, we do not recommend the use of onboard regulators. All I.C.'s are socketed for ease of maintenance. All boards carry full 90-day warranty.

All products that we manufacture are designed to meet or exceed industrial standards. All components are first quality and meet full monufacturer's specifications. All this and an extended burn-in is done to reduce the normal percentage of field failures by up to 75%. To you, this means the chance of inconvenience and lost time due to a failure is very rare; but, if it should happen, we guarantee a turn-around time of less than forty-eight hours for repair.

Our money back guarantee: If, for any reason you wish to return any board that you have purchased directly from us within ten (10) days after receipt, complete, in original condition, and in original shipping carton; we will give you a complete credit or refund less a \$10.00 restacking charge per board.


VAK-1 9-SLOT MOTHERBOARD

VAK-1 8-SLOT MOTHERBOARD This motherboard uses the KIM-4* bus structure. It provides eight (8) expansion board sockets with rigid card cage. Separate jacks for audio		multiplyer so there is no need for an additional power supply. Al software is resident in on-board ROM, and has a zero-insertion socket. VAK-5 2708 EPROM Programmer \$269.00	
cassette, TTY and power supply are provided. Fu VAK-1 Motherboard	lly buffered bus. \$129.00	VAK-6 EPROM BOARD	
VAK-2/4 16K STATIC RAM BOARD This board using 2114 RAMs is configured in two (2) separately addressable 8K blocks with individual write-protect switches. VAK-2 16K RAM Board with only \$239.00		This board will hold 8K of 2708 or 2758, or 16K of 2716 EPROMs. EPROMs not included. VAK-6 EPROM Board \$12	or 16K of 2716 or 2516 \$129.00
		VAK-7 COMPLETE FLOPPY-DISK SYSTEM (Feb. '79)	
8K of RAM (½ populated) VAK-3 Complete set of chips to expand above board to 16K VAK-4 Fully populated 16K RAM	\$175.00 \$379.00	VAK-8 PROTYPING BOARD This board allows you to create your own i motherboard. Etched circuitry is provided for	
VAK-5 2708 EPROM PROGRAMMER This board requires a +5 VDC and +12 VDC, but has a DC to DC		data bus drivers; with a large area for either wire-wrapped or soldered IC circuitry. VAK-8 Protyping Board \$49.00	
		SUPPLIES	

ALL POWER SUPPLIES are totally enclosed with grounded enclosures for safety, AC power cord, and carry a full 2-year warranty. FULL SYSTEM POWER SUPPLY

This power supply will handle a microcomputer and up to 65K of our VAK-4 RAM, ADDITIONAL FEATURES ARE: Over voltage Protection on 5 volts, fused, AC on/off switch. Equivalent to units selling for \$225.00 or more

Provides +5 VDC @ 10 Amps & +12 VDC @ 1 Amp



SYM-1 Custom P.S. provides 5 VDC @ 1.4 Amps VCP-1 Power Supply

\$41.50

*KIM is a product of MOS Technology

\$125.00



2967 W. Fairmount Avenue Phoenix AZ 85017 (602)265-7564



Prices in effect Nov. '78

Circle 318 on inquiry card.

VAK-EPS Power Supply

BYTE January 1979 105




Table 1: Power wiring tablefor figure 1.

Figure 1: Polyphonic keyboard interface design. Multiplexer array at top is scanned by counters until a difference is detected between the addressed key and the corresponding bit in memory. The scan is stopped and the key address and direction are read by the processor, allowing the scan to continue.

An Assortment of Solutions



for your Resolutions

ARTIFICIAL INTELLIGENCE by Patrick Henry Winston

☐ This book is designed for use in a course on artificial intelligence, but should prove invaluable to the newcomer to the topic, as well as being useful to the experienced as a reference text. Part One is set up to be used as an introduction to the key ideas of the subject, including the basics of elementary representation, symbolic constraint exploitation, search, and control. In addition, understanding natural language, representing computer vision, and expert problem solving are covered. Part Two covers the programming language LISP, its organization and uses. Profusely illustrated. 444 pp. Only \$10.00 hardcover.

HOW TO REPAIR VIDEO GAMES by Robert Goodman

□ A 270-page service/repair manual containing information on products sold by manufacturers of electronic home video games and pinball machines. Each chapter of the manual, is devoted to an individual manufacturer's equipment. Some manufacturers covered are equipment manufacturers while others produce game chips only. The three game chip manufacturers are General Instrument, Texas Instrument and National Semiconductor, while equipment manufacturers include Magnavox, Atari, Radio Shack, RCA and Midway. \$7.95.

INTRODUCTION TO PERSONAL AND BUSINESS COMPUTING by Rodnay Zaks

□ This text is designed for both the novice and the user seeking to expand his/her knowledge in the microcomputer field. A comprehensive introduction to concepts, peripherals, and techniques, this book serves well as an educational text. 245 pp. Only \$6.95.

PROGRAMMING THE 6800 MICROPROCESSOR by Bob Southern

☐ This self-instruction workbook is a guide to the fundamentals of assembly language and machine code programming of the 6800 microprocessor and its peripheral devices. Considerable coverage is given to programming of input and output devices. The asynchronous communications interface adapter, each with their various modes of operations, are explored in detail in both noninterrupt and interrupt modes. Program design and documentation are emphazied along with programming hints and aids. 270 pp. \$12.95.



SMALL COMPUTER SYSTEMS HANDBOOK by Sol Libes

□ This is an introductory text for those with a minimal knowledge of electronics who are interested in microcomputers as a hobby. The author explains microcomputer concepts from number systems and logic circuits to programming languages and applications with the emphasis on practical knowledge. 197 pp. \$8.45.

SOCIAL EFFECTS OF COMPUTER USE AND MISUSE by Adams/ Hayden

☐ Most of us have come to accept the presence of computers in our lives. Their effect on society as a whole is worthy of careful consideration. This book surveys the evolution of computers, their application, and the social, economic and philosophical implications of their increasing use. 326 pp. \$10.00.

STANDARD DICTIONARY OF COMPUTERS AND INFORMATION PROCESSING by Martin H Weik

□ This is a very complete, fully cross-referenced dictionary. It goes a step farther in that it includes full explanations, practical examples, many pertinent illustrations, and supplementary information for over 12,500 hardware and software terms. It cross-references the terms to other closely related concepts, and appended to each definition, as the need arises, are explanations, tutorial information, examples, usage areas, and cross-references for further clarification of concepts and meanings. 390 pp. \$16.95 hardcover.

WIRED SOCIETY by James Martin

☐ This is a fascinating and not-too distant account of what the future might be like, changed by the new telecommunications technology. Prefacing his discussions with historical as well as contemporary references, Martin lures the reader into an impending technical revolution, which will change corporations, change government, and changes the lives of everybody. \$12.95 hardcover.

For your convenience in ordering, please use this page plus the order form on page 99. You may photocopy this page. DIAL YOUR CHARGE CARD ORDERS TOLL FREE (800) 258-5477.






Photo 2: Keyboard interface hardware. The circuit fits perfectly onto a Robinson-Nugent 30 socket wire wrap panel. It could just as easily be implemented on an S-100 card if there is no objection to the wire bundle. Any combination of simultaneous key depressions and releases on the musical keyboards, at any practical speed, will result in a series of asynchronous "change of state" notices to the processor, which remains ignorant of interface function at all other times. The software maintains a list of keys currently depressed and deals with them appropriately. A simple handshaking scheme makes the interface synchronous with the host computer.




Photo 3: Underside of organ manual. The resistor-capacitor networks shown are used with each key for noise reduction. The wire bundle exiting at the bottom terminates in the interface's edge connector.

case of the music system, keyboard scanning and envelope generation can impose such a burden that the ability to simultaneously do complex real time data manipulation is lost.

Thus, optimization of the keyboard interface design was undertaken with the system considerations given uppermost priority, and the result is shown in figure 1. The 61 key switches of the manual are scanned completely every 5 ms, and with each step of the scan the position of the presently addressed key is compared with its last known position, which is stored in a 256 by 1 memory segment. If there is no difference, the scan proceeds, but if the key has changed state, the processor is interrupted with the binary value of the key in question along with a direction bit, and the corresponding memory location is changed to reflect the new status of the keyboard. The scan is suspended until the information is accepted by the computer. In this fashion, any combination of simultaneous key depressions and releases, at any practical speed, will result in a series of asynchronous "change of state" notices to the processor, which remains ignorant of interface function at all other times. The software maintains a list of keys currently depressed, and deals with them appropriately.

Action of the scanning interface is synchronized with the host computer by means of a simple handshaking scheme: when a change of state is detected, the data available signal appears (this may be treated as an interrupt or polled periodically, depending upon available time). It is then the processor's job to read the input port upon which the 6 bit key code and the direction bit appear, whereupon the acknowledge signal is created by the port strobe, allowing the scan to continue. It is important to note that the scan stops whenever a change is encountered (awaiting processor intervention) because ultimate keyboard servicing time is then largely a function of the support software. In the unlikely event that a user of this system chooses to implement such real time functions in BASIC, it will be found that a forearm laid in jest upon the keyboard results in a sweep up the musical scale lasting on the order of a second. In a more realistic situation (assembler level coding) the delay is unnoticeable.

Construction, of course, should follow the usual procedures required of random logic interfacing. Cables between the board and the processor should be kept short, with intervening grounds between the handshake lines. The keyboard shown in photo 1 consists of simple normally-open contacts; their noise is filtered by the resistor-capacitor (RC) networks shown in the schematic. Any remaining bounce may be trimmed out by adjusting the clock rate, which is nominally 12.5 kHz. There is one light emitting diode (LED) on the board to provide a visual check of operation: "Key In Progress" is lit between the data available signal and the acknowledgment signal.

The circuit concept is directly expandable to accommodate many more inputs, with the memory and counter capable of addressing up to 256 points. This interface concept would be quite at home in many industrial control environments, as well as anywhere a large number of contact closures must be observed.

In the music system shown in photo 1, the keyboard interface has provided the much needed flexibility in the interactive utilization of the instrument. The "feel" is not unlike that of a standard electronic organ, and with the available processing horsepower taken into consideration, the unit is a composer's delight. From teaching applications (where the human must correctly repeat "by ear" a computer generated phrase) to the support of creative effort, an efficiently integrated polyphonic keyboard is an essential link between artist and computer.

Build Your Own Low Cost S-100 Bus Micro-Computer **POWER SUPPLIES** Unregulated Output: [±] 8.5VDC & [±] 17VDC With Heavy Currents: 15 Amp or 25 Amp @ + 8.5VDC NAMES AND **BRIDGE RECT.:** \$ D 1: 35 Amp. 50piv \$ 3.75 ÷ D2: 4 Amp. 50piv \$ 1.95 C ? COMPUTER CAPS: C1:100,000UF, 15V <u>+</u> \$ 9.50 C 1: 52,000UF, 15V \$ 4.75 c3 C2: 6.000UF, 50V \$ 2.50 TRANSFORMERS: T₁: Supplies + 8.5V/15A, - 8.5V/2A & ± 17V/2A \$17.50 SIZE: 33/8"(L) x 4"(W) x 23/16"(H), mtg. bracket incl. T : Supplies + 8.5V/25A, - 8.5V/3A & ±17V/3A SIZE: 33/4"(L) × 41/8"(W) × 31/8"(H), mtg. bracket incl. \$22.50 POWER SUPPLY KITS: Dimensions; 13"(L) x 5"(W) x 47/8"(H) KIT "A": Output; + 8.5 V/25A, - 8.5 V/3A & ± 17 V/3A \$57.50 Incl. trans. T2, C1, (100,000 UF), 3XC2(6000 UF), D1, D2, 4x resis., fuse, holder, barrier strip, alum, chases plate & all nece, mtg. 3 hrs. assy. time & instructions incl. parts. KIT "B": Output; + 8.5V/15A, - 8.5V/2A & 17V/2A \$47.50 All parts same as kit A, except trans. T1, & C1 (52,000UF) SHIPPING: \$4.75 per transformer. For each kit: \$5.00 in Calif., \$7.00 for all other states. Calif. residents add 6% sales tax. Master Charge/B of A, OEM are available. SUNNY INTERNATIONAL MAIL ORDER: STORE: P.O. Box 4296 Torrance, Ca. 90510 7245 E. Alondra Blvd. Paramount, Ca. 90723

PHONE: (213) 633-8327, 530-3732

CBASIC Is Better

Take CBASIC—the best **Business BASIC.** Make it faster, easier to use, and more flexible, and you have

CBASIC-2

New features that enhance CBASIC's value as the best buy in Business BASIC:

CHAINING to pass control from program to program; INTEGER VARIABLES allow fast computation in 16-bit binary arithmetic; MULTIPLE LINE FUNCTIONS allow easier, more sluctured coding; XREF produces a cross-reference dictionary of variables; SAVEMEM reserves memory space and loads subroutines; SADD% returns absolute address of strings; CONSTAT% reports console status; UCASE\$ converts a string to upper case; COMMAND\$ returns contents of command line; plus CONCHAR%, %EJECT, FILE BUFFERING, %PAGE, and more.

Special Introductory Price: \$89.95

> Other vendors sell CBASIC. But how many back up their customers when software is updated? We do. For information, or to order, contact:

/tructured/ytem/Group INCORPORATED 5208 CLAREMONT AVENUE OAKLAND. CALIFORNIA 94618 (415) 547-1567

ONLY PROGRAMMERS SHOULD BE ALLOWED TO SORT!

STORE HOURS: 9 AM-6 PM

Isn't that ridiculous? They're your files, your information and your needs. Take control of them now with

SORT-80

available separately (for only \$95.00) or as part of FMS-80, the only fully integrated microcomputer File Management System. From initial file definition through selective report generation, FMS-80 takes you every step of the way *interactively*.

Also ask about REMOTE-80 Intelligent Terminal Software; SCREEN DESIGNER—interactively create and utilize video forms; and MLU—the complete Mailing List Utility. All run under any CP/M-based system (IMDOS, CDOS, etc.). BASIC interfaces implemented for most through CALL, and all have unique benefits.

DEALERS: Have we got a deal for you! Liberal discounts and painless evaluation packages—we're waiting to hear from you.

COMPUTERS PLUS, INC. 678 S. Pickett St. Alexandria, VA 22304. (703) 751-5656

Grandmaster Walter Browne

John R Douglas 25 Cannon Dr Elk River MN 55330

versus Chess 4.6

About the Author

J R Douglas has had a professional interest in computers since 1959. For the past ten years, he has been a designer of "larger and larger" computers for Control Data Corp. He and David Cahlander (also with CDC) act as operators of the data communications system on those occasions when Chess 4.6 plays in competition. They also assist in interfacing the Chess program to the operating system and in maintaining the opening book data base.

The organizers of Minnesota's Twin Cities Open invited Northwestern's Chess 4.6 and Control Data's CYBER 176 to take part. Since this World Champion computer system had not been tested in open human competition, its programmers readily accepted the invitation. With a rating of 1936, Chess 4.6 was seeded number one in the 5 round Swiss system tournament, perhaps the first time a computer has been accorded that position.

A new electronic chessboard was used for the first time. The microprocessor which controls the board senses the opponent's moves magnetically, transmits the move in algebriac notation via telephone to CYBER 176, and then indicates CYBER 176's responses by illuminating small lights on the square of the piece to be moved and on the one to which it is to go. Chesstor, as this device is called, also senses the hitting of the chess clock and thus keeps track of the time used.

Chess 4.6 did very well in this event, wrapping up first place in four rounds and finishing the tournament with a perfect 5-0 result. The 30 to 35 points gained brought its rating close to the elusive Expert barrier. This win carried with it an invitation to enter US Champion Walter Browne's simultaneous exhibition.

A large crowd gathered to listen to Grandmaster Browne's lecture and to watch his 44 board simultaneous exhibition. Asked his opinion of computer chess, Browne replied that he did not mind their slow style of play. Browne invited wagers on his computer game and was surprised to find takers in the audience. Later he declined the side bets, saying that although he would win, the time he spent at the computer's board would not be fair to the other players.

Grandmaster Browne's 1978 tour had thus far produced an amazing winning streak, with only two losses and six draws in 17 exhibitions. As this exhibition began, everyone was amazed at Browne's pace around the first six circuits; he barely paused at each board before responding to the position before him. He certainly did not seem concerned about the computer's Benoni opening, which requires sharp and exact play. (Later Browne acknowledged that he should have spent more time with this opening.) Browne did, however, appear to be perplexed by the computer's advantage out of the opening, and this put an end to his making blitz mode moves at the computer's table. Here is the way the game went.

Benoni Defense

White: W Browne Black: Chess 4.6

1 P-Q4 N-KB3 2 P-QB4 P-B4 3 N-KB3 PxP 4 NxP P-K4

Chess 4.6 tends toward sharp opening play.

5 N-N5

Walter Browne tends toward sharp opening play.

5...B-B4

Chess 4.6 has been modified for this event to allow the operator to wait until the visiting Grandmaster arrives before requesting the computer's move. This gives the system maximum time for computation.

6 QN-B3 Castles

Browne's Knight move brings 4.6 out of the opening book. At this point Chess 4.6 has used two minutes and Walter Browne has hardly broken stride as he passed. But now the skid marks in front of the electronic chessboard are added to each time Browne passes by.

7 P-K3 P-Q3 8 B-K2 P-QR3

The chessboard seems to flicker with electronic pride as the machine's estimate of its advantage climbs to more than one half pawn - more than one half a Grandmaster's pawn.

9 N-R3 N-B3

Browne's charming wife spent a lot of time watching the computer and was dismayed as with each successive move the computer's evaluation routine gave a stronger and stronger procomputer assessment of the position.

10 N-B2 B-B4

Chess 4.6 is predicting Browne's moves with impressive accuracy, and it gets about four minutes per move in which to thwart Browne's design for the game.

110-0

4.6 expected N-Q5

11...0-02

Still retaining a one half pawn lead and expecting 12 B-Q3 P-KR4 13 N-Q5 N-KN5 14 P-K4.

12 P-QN3 K-R1 13 B-N2 R-KN1

4.6 is having trouble finding something to improve the position. It predicts 14 Q-Q2 P-R3 15 QR-Q1 N-K5 16 NxN BxN.

14 N-R4 B-R2

4.6's position seems solid now.

15 B-R3 P-R3 16 R-B1

[Not 16 BxP? BxN... Burt Hochberg] 16 . . . QR-Q1 (expecting Q-Q2) 17 N-N4 NxN 18 BxN

All anticipated by 4.6; at this point the 4.6 corner fell prey to a bit of mild panic and requested the next move about three minutes before Browne was due back at the board. The new electronic chessboard seemed not to have sensed the previous move (which indeed it had), and in the flurry of the operations following, Chess 4.6 committed its only error.

18...Q-B2

There may be a stronger move.

GLOSSARY

Algebraic notation: a system of recording chess moves characterized by the assignment of the letters a thru h to the files (columns of squares) and the numbers 1 thru 8 to the ranks (rows of squares) done from the point of view of the player with the White pieces. Usually certain abbreviations are employed. The World Chess Federation (FIDE) strongly endorses the use of algebraic notation (see "descriptive notation").

Annotations of ! or ?: represent someone's opinion of the quality of the move. The exclamation point shows a good move; the question mark shows a poor move.

Benoni opening: the name given to the particular set of opening moves which are played in this game. It is a forceful defense by Black which often leads to great tactical display. It was first studied by Reinganun of Frankfort in 1825, and was a favorite defense of two World Chess Champions, Alekhine and Tal.

Blitz move: a move made very quickly.

Chess clock: a device used to put a time limit on a chess game. It is a mechanism with two clock movements and faces, one for each player. When a player makes a move, he or she presses one of two buttons on the top of the clock which starts the opponent's clock movement and stops his or her own. In tournaments a player must make a prescribed number of moves in a limited timespan.

Descriptive notation: the traditional system of recording the moves of a chess game, used in this article. A file is named after the piece positioned on it at the start of the game. The ranks are denoted numerically from the point of view of the player having the move.

Expert class: the class of chess player who has a tournament rating of somewhat over 2000 points. As a comparison, the average rating for all members of the United States Chess Federation is around 1300.

Kingside attack: an aggression on the side of the

board on which the Kings were positioned at the start of the game.

Pawn up: to have a material advantage of one pawn or its equivalent, or to have a positional advantage of the same value. Under most circumstances, the advantage of one pawn is sufficient for victory.

Piece up: similar to, but better than, being a pawn up; usually leading to certain victory.

Ratings: a guide to the ability of a chessplayer, based on historical data of performance in overthe-board competition in rated chess tournaments. The system most commonly in use was invented by Dr Arpad Elo. A player gains rating points by winning a tournament game, and loses points by losing a game. The effect of a draw on a rating depends on the difference in rating between the two players in the drawn game. A lower rated player achieving a draw with a higher rated player will gain points, while the higher rated player will in all probability lose points.

Sharp play: playing moves which are likely to lead to great tactical display.

Simultaneous exhibition: an event in which a very strong chess player engages in competition against many weaker opponents in many separate games.

Swiss system tournament: a popular type of chess tournament in the United States. It is usually conducted as follows: in the first round, the players are ordered according to their ratings. Then the top player in the upper half is paired against the top player in the lower half, and so on down to the bottom player in each half. For each game, each player is given one point for a win, one half point for a draw, and zero for a loss. In the second and later rounds players are paired according to the following ordered general principles:

- 1. A player must not be paired with any other player more than once.
- 2. Players with equal scores after each round must be paired as much as possible.
- 3. Colors are assigned by the director of the tournament as equitably as possible.

Copyright 1978 by J R Douglas. Reprinted from Chess Life and Review by permission.

The program Chess 4.6 was written by David Slate and Larry Atkin of Northwestern University. The Chesstor electronic chessboard was constructed by David Cahlander of Control Data Corp.

19 Q-K1

Now 4.6 is only one quarter pawn up, but it thinks 19 Q-Q2 would have been more to the point.

19...B-B4 20 B-KB3 B-Q6

One half pawn up again. Computer fans could relax a bit. Both 4.6 and Browne see the next four moves now. Browne spends a lot of time at our table. Mrs Browne spends a lot of time warning Walter that he should spend a lot of time at our table. She asked how much the machine cost and was told several million dollars. She told Walter that the machine said it had the advantage. Browne was not impressed, although he did start to thump the pieces and our clock as he passed. After a lengthy stay at the board he played.

21 BxB PxB 22 B-K2 B-B4 23 P-B3 P-K5 24 P-B4 B-Q2 25 N-B3 Q-R4

Now the visting master stops, does a double step, smiles: he's got this thing now. The Queen is out of play. Browne begins a Kingside attack, smiles at the spectators, savors his move.

26 Q-R4

Thump, smile. It's lucky that the electronic board can only sense the position of the piece and not the force with which it is moved, for Browne's forceful play intimidates the spectators.

26 . . . B-B3

For the next four moves, 4.6 must find defensive resources that are not obvious to those in attendance, and predictions of an early end to the game begin.

27 R-QB2 4.6 expected P-KN4. 27 ... P-QN4 Can Browne be distracted? 28 P-KN4 Doesn't look like he is. 28 ... P-N5 29 N-Q1 R-Q3 Now everyone sees the defense. 4.6 expects 30 P-N5 N-R2 31 N-B2 KR-Q1 32 B-N4 Q-N3 33 B-B5. Browne plays. 30 N-B2 R/1-Q1

If 4.6 survives, the Grandmaster is not

Table 1: The score (record of moves) of the simultaneous exhibition game between Grandmaster Walter Browne and the computer program Chess 4.6, duplicated here in convenient table form. The notation here is algebraic, as opposed to the descriptive notation which is used in the article text. In this type of notation, the colon (:) indicates a capture and the plus sign (+) indicates check. Moves given as square designations alone are pawn moves.

going to like what's happening on the Queen file.

31 R-Q1 RxRch 32 BxR

Small thump, walk away, stop, look back, frown.

32 . . . R-Q3

At this point the clocks show two hours 44 minutes for 4.6 and 22 minutes for Grandmaster Browne.

33 Q-N3 Q-Q1

4.6 correctly projects Browne's game for the next 11 moves.

34 R-B1

Now Browne is defending. Things are not going well at some of the other boards, either, but it is here that Browne spends most of his time.

34 . . . R·Q7

What a nice place for one's Rook.

35 P-N5

4.6 had been expecting this much earlier.

35 . . . PxP 36 PxP N-R2 37 P-N6 PxP

We are a whole pawn up!

38 QxP Q-R5!

Now things start to liven up. Browne looks unnerved and spends a long time on his next move. He gets into trouble at the next board, too. Here he finds:

39 Q-B5 B-Q2

4.6's backers find happiness and will admit that they just may have moved the piece more slowly and punched the clock more vigorously than was necessary, so much so that Browne remarked, with just a hint of a smile, "It is not allowed for the computer

1.	d4	Nf6	33.	Qg3	0d8
	c4	c5	34.	Rc1	Rd2
2. 3.	Nf3	c:d	35.	g5	h:g
4.	N:d4	e5	36.	Ť:g	Nh7
5.	Nb5	Bc5	37.	g6	f:g
6.	N/1c3	0-0	38.	Q:g6	Qhá
7.	e3	d6	39.	Qf5	8d7
8.	Be2	a6	40.	Qf4	Q:f4
9.	Na 3	Nc6	41.	e:f	e3
10.	Nc2	Bf5	42.	Ne4	e2
11.	0-0	Qd7	43.	B:e2	R:e2
12.	Ь3	Kh8	44.	N:c5	Bc8
13.	Bb2	Rg8	45.	Rd1	Re8
14.	Na4	Ba7	46.	a3	b:a
15.	Ba3	h6	47.	Ral	g5
16.	Rc1	R/a d8	48.	f:g	Re5
17.	Nb4	N:b4	49.	Ь4	a5
18.	B:b4	Qc7	50.	Nd3	R:g5+
19,	Qel	Bc5	51.	Kf2	a:b
20.	Bf3	Bd3	52.	N:64	Ra5
21.	B:c5	d:c	53.	Ke3	8e6
22.	Be2	Bf5	54.	Kd4	Ng5
23.	f3	e4	55.	Nc2	a2
24.	f4	Bd7	56.	Nb4	Ra4
25.	Nc3	Qa5	57.	Kc5	Ne4+
26.	Qh4	Bc6	58.	Kb5	Bd7+
27. 28.	Rc2	b5 b4	59. 60.	Nc6 Kc5	Nc3+ 8:c6
28. 29.	g4 Nd1	Rd6	61.	KC5 K:C6	8:c6 R:c4+
30.	NG1 Nf2	R/g d8	62.	K CO Kd6	R: C4+
31.	Rd1	R:d1+	63.	Ke5	Rd1
32.	B:d1	Rd6	64.	resign	
52.	orat	NUQ	Ų4.	resign	13


Everything you always wanted to plug into your PET. **APPLE or TRS-80** HARDWARE SOFTWARE

DOUBLE DENSITY DISK STORAGE FOR THE TRS-80

(220% capacity of Radio Shack's) TRS-80 owners can now increase their on-line mass storage capacity to 200K By using the 77 track bvtes. How? Micropolis model 1033-II dual drives. Cost: only \$1195 for two drives.

How does it work? By writing on 77 tracks (instead of the conventional 35) with precision head positioning. Bow do I use it? Microtronix provides you with a special program to let your TRS-80 DOS know there are extra tracks. This program was written especially for Microtronix by Randy Cook, author of TRS-80 DOS Will the double density disk work with my Radio Shack drives? Yes, except of course for copying an entire 77 track disk to a 35 track drive.

FORTRAN IV FOR THE TRS-80! Finally, for high speed calculations on your micro: MICROSOFT's FORTRAN can speed up those computation-bound programs, Complete package includes compiler, relocatable assembler, text editor, and linking loader. Only \$325, Also available for CP/M S-100 based systems.



TRS-80

NATA MANAGEMENT/REPORT GENERATOR- easily formats disk files, allows entry, edit, delete, & list of and retrieves data for display or recordsi calculation on screen or printer.....\$200. ELECTRIC PENCIL- powerful word processor allows full cursor movement, insert/delete, string search, block movement, adjustale line length, justification.....\$99.95 LOWER CASE MOD KIT FOR ABOVE......\$12. DISK BASED WORD PROCESSING PACKAGE......\$124.95 RSM-2D DISK MONITOR- powerful system manipulates disk data, has Z-80 breakpoint routine.....\$29.95 ESP-1 EDITOR/ASSEMBLER.....\$29.95 RSM-15 MACH. LANGUAGE MONITOR- Lape base.\$23.95 DCV DISK CONVERSION UTILITY- use with TAPEDISK utility to save system tapes on disk (i.e. Pencil).....\$9.95 UTILITY FACK 1- a)Libloader merses from tare; b)Renumber (spec. mem. size); c)Statement analysis for debussing....\$7.95 ear all 3 for \$24.95 SARGON CHESS- 16K ly II- the 1978 champ., \$19,95 MICROCHESS 1.5 by Jennings- 4K any lev...\$19.95 GAMES- an assortment is available for \$5.95 eachwrite or call for list. MAZE- random maze on the TRS-80, sraphics, \$14,95 Ask about our COMPLETE BUSINESS SYSTEM

PET

JOYSTICK PACKAGEcomlete with connector : software, instructiond...\$39.95 single, \$59.90 dual.

chart ASTROLOGY/NATAL PACKAGE sophisticated computation with PET graphics.....\$14.95 SUBS- best graphics yet- drop depth charges on the subs below you and rack up points, Complete adjustability for many same variations...19.95 SUPER MAZE- 2 sames in 1: Tunnel vision lets you travel through the maze in perspective with graphics, also Kat'n'mouse chase...\$19.95 74 COMMEN BASIC PROGRAMS on 1 tape!.....\$10. 19 different sames at \$9.95 up- call for info.



TOLL FREE MICROLINE for: Orders, TRS-80 Tech. Newsletter Info., free catalogue 800-523-4550 In PA & CAN (215) 665-1112

Circle 202 on inquiry card.

to play psychologically." 4.6 correctly projects Browne's next seven moves.

40 Q-B4 QxQ 41 PxQ P-K6

World Champion 4.6 admonishes US Champion Browne to be careful. Grandmaster Browne admonishes 4.6 not to be overconfident.

42 N-K4 P-K7!

Forcing the exchange of a Bishop for two pawns.

43 BxP RxB 44 NxP B-B1 45 R-Q1 R-K1

Browne now finds a move to make the endgame playable. 4.6 did not anticipate this continuation.

United States Chess Federation Suggested Rules of Play Involving Computational Machinery

The following rules are suggested for use in USCF rated tournaments when one or both players is a computer. In matters not covered by these rules, play is governed by the FIDE (Fédération Internationale des Échecs) Laws, by FIDE Interpretations of the Laws, and by the USCF Tournament Rules and Pairing Rules, interpreted by the arbiter. In such games the player shall be considered to be the chess algorithm being executed on a specific computer.

The following regulations shall govern play:

- 1. For the algorithmic player (computer), a piece shall be deemed "touched" when a move involving that piece is communicated.
- A move shall be deemed executed when the move has been executed on the playing chessboard. Only after this shall the opponent's clock be started.
- 3. The computer and/or the operator shall keep the score of the game,
- 4. If, during a game, different positions should arise on the playing chessboard and on the chessboard or representation thereof maintained by the algorithmic player, such differences shall be corrected with the assistance of the arbiter by consulting both players' game scores. In resolving such differences, the player whose score has the correct move, but who has executed a wrong one, has to accept certain disadvantages.
- 5. If, when such discrepancies occur, the game scores are also found to differ, the moves shall be retraced up to the point where the scores agree, and the arbiter shall readjust the clocks accordingly.
- 6. The algorithmic player's operator(s) shall have the following duties:
 - (a) To make the moves of the algorithmic player on the playing chessboard.
 - (b) To communicate the moves of the opponent to the algorithmic player.
 - (c) To operate the chess clock for the algorithmic player.
 - (d) To inform the algorithmic player, at its request, of the time consumed by either or both players.
 - (e) To claim the game in cases where the time limit has been exceeded.
 - (f) To carry out the necessary formalities in cases where the game is adjourned.
 - (g) To communicate proposals of a draw between the algorithmic player and the opponent.
 - (h) To carry out the functions associated with machine communication failure. During restart, program parameters must be reset to the most recent values. Board position and status, along with clock time, may also be entered.
- 7. The opponent may appoint a deputy to record the game score.
- 8. Communication to and from the algorithmic player regarding the moves of the game shall be made in a standard (clear and unambiguous) notation.
- 9. During the course of a game, an algorithmic player may not request additional data or information which requires human intervention. Such a request shall be considered a violation of Article 19.1a of the Laws. [Article 19.1a says that during a game a chess player may not use any knowledge which is not his/her/its own . . . RS]
- 10. With the approval of the arbiter in advance of the first round, the operator may resign or accept a draw on behalf of the algorithmic player.

Source: Official Rules of Chess, second edition, edited by Martin E Morrison, David McKay Company Inc, New York, 1978, pages 112 and 113. Reprinted by permission.

46 P-QR3 PxP

Greedy, but what else?

47 R-R1 P-N4 48 PxP R-K4

Expecting N-R4.

49 P-N4 P-R4

It's a whole piece up.

50 N-Q3 RxPch 51 K-B2 PxP 52 NxP R-QR4 53 K-K3 B-K3 54 K-Q4 N-N4

Expecting 55 N-B6 R-KB4 56 N-Q8

R-B5. 55 N-B2

Browne offers a draw. The computer's corner is divided: do we play on for science or bag a draw with a Grandmaster for the record book? Browne returns in less than two minutes. Science prevails: 4.6's Bishop and Knight tactics should be interesting.

55 . . . P-R7 56 N-N4 R-R5

The machine records a 5 point lead for Black.

Browne first plays K-B3, hits the clock and moves away: then he skids to a stop, returns, and announces, "That's not my move," stands, leans, sways, taps, pounds on a loose pawn, and finally plays:

57 K-B5

Browne has missed his last chance at the Rook pawn.

57 . . . N-K5ch 58 K-N5 B-Q2ch 59 N-B6 N-B6ch (the final nail) 60 K-B5 BxN 61 KxB RxPch 62 K-Q6 R-Q5ch 63 K-K5 R-Q8

And Browne resigns.

In the course of this simultaneous exhibition, Chess 4.6 correctly projected 35 of Browne's 58 moves, not including those from the opening library. The largest number of positions examined for any one move was 2,158,456 in just over nine minutes. In total, Chess 4.6 used just over four hours of computation time, whereas Grandmaster Browne spent 26 minutes at the board.

Browne was not pleased with his performance in general; six wins and six draws were scored against him, dropping his percentage for the day to 73%. But the game Chess 4.6 played will certainly provide some pleasant moments to those who play over the moves, and they're almost certain to find the computer's style refreshing.

Editor's Comments

After seeing Douglas' article, our readers are advised against being misled about the strength of play of which the program Chess 4.6 is capable. In this particular game, the computer looks very good. It should be remembered, however, that Grandmaster Browne was playing with a number of disadvantages.

This was a simultaneous exhibition, and therefore Browne was playing 44 games at once, including the computer's game. Browne had to make rapid judgments about moves in 44 games, whereas Chess 4.6 concerned itself with only one game. A side effect of this difference in workload was that the computer could use at least twice as much time as is normally available to it for the calculation of its moves.

Browne also had the disadvantage of not knowing his opponent's strengths and weaknesses. If the human had chosen to play a more closed and positional game, the computer would have looked far worse. Many chessmasters who play simultaneous exhibitions adopt the following strategy: choose sharp lines of play so that the weak opponents may be quickly vanquished, thereby giving more time for concentrating on the stronger players. Unfortunately for Browne, this method played directly to the computer's strong area.

Since this event, Walter Browne has greatly increased his interest in computer chess. It is rumored that he may play another simultaneous exhibition in which all of the opponents are computer programs. Other chessmasters may also be attracted by this new field. Even though the original Levy wager period is ended, computer chess will continue to be a field of great interest to researchers on the cutting edge of computer technology....RS

United States Chess Federation Procedure for Registering Chess Playing Computer Programs

In order to allow for legitimate scientific testing of chess playing computer programs, but at the same time to protect the accuracy of the rating assigned to the programs and their opponents, the following procedures are used to register chess playing computer programs.

- 1. No chess playing computer program may be sold a United States Chess Federation (USCF) membership to allow it to participate in a USCF rated tournament.
- Any new chess playing computer program must apply for special registration at least one month in advance of its first participation in a USCF rated tournament.
- 3. Normally, the programmer is the person who may register the chess playing computer program.
- 4. The following information is necessary for registration:
 - A. Name and address of programmer.
 - B. Name and pertinent identification of the computer (or computers, if more than one may be used to run the program) the program will be using.
 - C. A general written description of the program procedure used in playing. A printout of the program is not usually needed.
- 5. Any significant program or computer changes which take place after the initial registration must be filed at least one month in advance of participation in a rated tournament with the modifications.
- 6. Requests for registration should be sent to Craig W Ellyson, member of the USCF Ratings Committee, 11 Woodland Dell Rd, Wilbraham MA 01095. The applicant will be notified by the USCF National Office of the disposition of his application, and, if it is approved, he will be asked for the \$15 annual registration fee and be issued a certificate permitting the program/computer to participate in USCF rated tournaments.

A price that's hard to beat.

Because of new technology and high-volume company sales, Central Data Corporation has reduced the price of its 16K RAM board by \$40 and its 32K RAM board by \$50. Plus, we now offer full 48K and 64K RAM boards. Our 16K, 32K, and 48K boards are expandable to 64K in 16K increments.

- 16K RAM-\$249
- 32K RAM—\$425 64K RAM—\$775

48K RAM—\$599


Memory Expansion Package (16K)—\$185

As always, our boards come complete—fully assembled, burned-in, and ready to use.

A product that's better than ever.

We've also made improvements to our board's design at no extra cost to you.

- Deselectable in 2K increments. Our deselect feature enables you to switch off any 2K to avoid overlap with your existing memory.
- Fully socketed memory. This feature enables you to expand the memory board yourself.
- Plug selectable addressing. Now you can readdress without soldering.



Central Data Corporation's RAM Board

Standard Features

- Power-saving dynamic board with on-board invisible refresh
- · One-year guarantee on parts and labor
- S-100 and Z-80 compatible

For specifications and other information, or to place an order, contact:

Central Data Corporation P.O. Box 2484, Station A Champaign, IL 61820 Ph. (217) 359-8010

An Introduction to BNF

W D Maurer Rm 634 University Library Bldg George Washington University Washington DC 20052

BNF is used like algebra: It simplifies certain statements made about languages in the same way that algebra simplifies certain statements made about mathematical and physical quantities. BNF is a standardized method of abbreviating certain statements which are made about a programming language when it is being strictly defined, as in a programming manual. As such, BNF bears an analogy to the use of algebra in order to simplify certain statements which are made about physical and mathematical quantities. Thus the statement that the volume of a sphere is equal to four-thirds the cube of the radius times the ratio of the circumference of a circle to its diameter may be abbreviated

$$V = \frac{4\pi r^3}{3}$$

In order to make abbreviations such as the one above, we set up various conventions. For example:

1. The quantities in the statement are represented by single letters; thus V stands for the volume.

2. Squares, cubes, and other powers are represented by superscript notation; thus r^3 is the cube of r.

3. Certain fixed quantities which appear very often have standard names; thus the ratio of the circumference of a circle to its diameter is always denoted by π .

4. Two single letters written together signify "times"; thus πr means π times r. (This rule must be amplified in order to specify clearly that πr^3 means π times the cube of r, and not the cube of πr ; and to make clear that it also applies to numbers, so that 4π means 4 times π .)

We shall now set up a number of similar conventions in order to abbreviate statements made about programming languages. For example, consider the following sentence:

A GO TO Statement in FORTRAN consists of the words GO TO followed by a statement number.

We may abbreviate this in BNF as follows

< GO TO statement > ::=

'GO TO' < statement number >

Author's Note

Throughout this exposition we shall use the mnemonic, BNF, without specifying what it stands for. Originally BNF was called Backus Normal Form, after John W Backus, who was the head of the project at IBM that developed the first FORTRAN and who proposed the present scheme in connection with the conference that developed ALGOL. Later it was pointed out that BNF is not really a normal form, in the sense in which this phrase is used in mathematical logic. Some people today prefer Backus Naur Form as a name for BNF; this honors Peter Naur, who edited the ALGOL Report [1] in which BNF was first used to define the syntax of ALGOL.

In doing this we have implicitly set up the following conventions:

1. The signs < and >, which also stand for "less than" and "greater than" but in this context are called *angle brackets*, enclose the name of some "quantity" which we wish to define in the programming language. We call such a "quantity" a *syntactical variable*.

2. The special sign ::= means "is defined as." This comes from ALGOL, in which the sign := is the replacement symbol, used in statements such as A:=B (i.e., set A equal to B).

3. The words "followed by" may be omitted, just as "times" may be omitted in algebra.

There is a further analogy between BNF and algebra. When we write 'GO TO' <statement number>, we mean the words GO TO followed by any statement number. This is very much like writing 3x to mean 3 times the value of x, whatever it happens to be. Here x is a variable, but 3 is a constant. Similarly, the phrase < statement number >is a syntactical variable, and may stand for any of various statement numbers; but 'GO TO' always stands for the same thing, and may thus be called a syntactical constant. Syntactical constants are subject to another rule:

4. A syntactical constant is enclosed in quotes.

V200 Minifloppy Series. \$699.* Over 204K characters of double-density storage per drive. Computer Company

Virta

V1000 Floppy Series. \$2699.1 Up to 2 million characters of IBM-compatible storage.

The come

050

Viria Computer Company

Cost effectiveness. That's what you get with Vista Disk Systems. Whether it's the V200 Minifloppy, the V1000 Floppy or any of the quality products in between - every Vista series (with the standard Digital Research CP/M Operating System) is the most cost-effective system available.

Vista Disk Systems

Now Vista's new, compact case makes every 8" system easier to handle and betterlooking. And Vista disk systems operate with any Z-80/8080-based computer containing at least 24K of main memory.

Cost effectiveness of the Vista product line is another indication of the Vista Commitment to value - excellent quality at a great price.



Vista Computer Company 2909 Oregon Court, Torrance, CA 90503 (213) 320-3880

'V200 first drive \$699, two drives illustrated. †V1000 has double-sided drives.

This last rule, incidentally, is not always followed. The single quote character ' is actually meaningful in some programming languages, and its use in programming language definition would thus cause confusion here. Of course, we can always use the double quote '' instead of the single quote, unless the programming language uses both of these symbols (like SNOBOL, for instance). But sometimes even when there is no confusion the quotes are omitted for the sake of brevity.

It is clear, of course, that statements about programming languages may be abbreviated even further. We might write $G \rightarrow GO$ TO' S, thus incorporating the use of single letters for variables, as is done in algebra. In fact, this type of abbreviation is used extensively in the theory of context-free languages. (See references 2 and 3 for two interesting applications of this theory and this type of abbreviation to programming languages.) The trouble with abbreviating this far is that now the abbreviation is not self-contained. We must still make some statement such as "where S stands for a statement number." In contrast, the BNF rules which we define here permit the entire syntax, or "grammar rules" of a language, to be specified in a precise manner, using no other information than that contained in the BNF rules themselves. The semantics, or "meaning" of the language, must still be specified separately; and at this time there is no easy and fairly universal way to specify semantics, although attempts have been made (see references 2 and 4).

Rules in BNF may be extremely simple. We may write

< statement number > ::=

< unsigned integer >

to specify that the syntactical variable "statement number" takes the same form as the syntactical variable "unsigned integer." This is often convenient when several syntactical variables have the same form. In most languages, for example, simple variable names, array names, and function (or subroutine or procedure) names all follow the same rules about starting with a letter, etc., and we define each of them to be the same as the syntactical variable < identifier >.

Sometimes, in a definition of this type, there will be more than one alternative. For example, let us make a definition of "integer" not restricted to unsigned integers. If we already know what an unsigned integer is, we may use the following:

An integer is an unsigned integer

optionally preceded by a plus sign or a minus sign.

The conventions which we have used thus far do not allow for the words "optionally" or "preceded by," although "followed by" is permitted. Therefore, let us make an equivalent definition, which is slightly longer:

> An integer is either: (1) an unsigned integer; or (2) a plus sign followed by an unsigned integer; or (3) a minus sign followed by an unsigned integer.

Now all we need is a symbol for "or." The symbol we use is the vertical line 1. Thus our abbreviated definition is

```
\leqinteger >::= <u,i, >I '+ '<u,i, >I '- '<u,i, >
```

where we have used "u.i." for "unsigned integer" in order to keep the definition from running off the end of the line. Actually, this precaution is not necessary. Rules in BNF, just like statements in ALGOL, may run to several lines, and position on a given line is immaterial, although, in practice, a definition will be started at the beginning of a new line. Thus

> < integer > ::= < unsigned integer > '+' < unsigned integer > '-' < unsigned integer >

is a self-contained BNF rule equivalent to the one given above.

The vertical line is often used for "lowestlevel" definitions, in which a syntactical variable is being defined as any one of a certain collection of characters. Thus

is a very common definition. Note that this defines only a single digit, not an arbitrary integer; 63, for example, is not a digit by this definition. We may, if we wish, define "letter" in the same way, as any one of the 26 letters of the alphabet. We may even define "alphanumeric character" as any one of 36 different symbols, although what is usually done is to define "letter" and "digit" first, and then to define

```
< alphanumeric character > ::= < letter >
```

```
I < digit >
```

The definition of an integer, or of an identifier, is slightly more complex. An un-

MODEL CC-9

\$200.00 (4800 Baud)

The Latest in Tape Systems 🖗

9600 BAUD CASSETTE RECORDER

An ASYNCHRONOUS NRZ type Recorder with remote motor start/stop. Error rate 10^8 at 4800 BAUD. Can be used from 110 to 9600 BAUD into a UART – no clocking required. This is not an audio recorder. It takes RS232 or TTL signals from the terminal or computer and gives back the same signals. No audio interface is used. Motor start/stop is manual or through TTL or RS232 signals.

Tape speeds are 1.6" / 3.0" and 6.0" per second. 110 volt, 60 Hz, 5 watts. (220 Volts on special order). Can use high quality audio cassettes (Philips Type) or certified data cassettes. Recommended for DATA LOGGING, WORD PROCESSING, COMPUTER PROGRAM RELOADING and DATA STORAGE. Manual control except for motor start/stop. 6800, 8080 or Z80 software for file or record searching available on request with order. Used by major computer manufacturers, Bell Telephone and U.S. Government for program reloading and field servicing.

AVAILABILITY - Off the shelf.

PROVIDES MONITOR AND TAPE SOFTWARE in ROM. TERMINAL and TAPE PORTS on SAME BOARD. CONTROLS ONE or TWO TAPE UNITS (CC-8 or 3M3B).

\$220.00 (9600 Baud and 220V/50 Hz)

NEW!

This is a complete 8080, 8085, or Z80 system controller. It provides the terminal I/O (RS232, 20 mA or TTL) and the data cartridge I/O, plus the motor controlling parallel I/O latches. Two kilobytes of on board ROM provide turn on and go control of your Altair or IMSAI. NO MORE BOOTSTRAPPING. Loads and Dumps memory in hex on the terminal, formats tape cartridge files, has word processing and paper tape routines. Best of all, it has the search routines to locate files and records by means of six, five, and four letter strings. Just type in the file name and the recorder and software do the rest. Can be used in the BiSync (IBM), BiPhase (Phase encoded) or NRZ modes with suitable recorders, interfaces and software.

This is Revision 8 of this controller. This version features 2708 type EPROM's so that you can write your own software or relocate it as desired. One 2708 preprogrammed is supplied with the board. A socket is available for the second ROM allowing up to a full 2K of monitor programs.

Fits all \$100 bus computers using 8080 or Z80 MPU's. Requires 2 MHz clock from bus. Cannot be used with audio cassettes without an interface. Cassette or cartridge inputs are TTL or RS232 level.

AVAILABILITY - Off the shelf.



2SIO (R) CONTROLLER \$190.00, Tested & Assmb.

-> DOUBLE DENSITY FLOPPY DISK CONTROLLER

A new floppy controller for 5" and 8" drives utilizing the new 1791 chip to provide single or double density recording. Flip the switch to use one or the other mode. Can load memory from single density and re-record it double density on the same drive so you can transfer or re-record your programs and files. Comes with new format program for double density on disk to replace your old single density format program. (Soft Sector IBM format). \$295. Assembled and tested.

SHIPPING STARTED OCTOBER '78.

NEW!

NEW!

Holds one or two drives, has two drive power supply. 110 or 220V. Comes empty or filled with Shugart drives. Varia-

tions preclude listing prices. Call or write for full details.

PEGASUS DOUBLE DISK ENCLOSURE and POWER SUPPLY

SHIPPING STARTED OCTOBER '78.

Z 80 BOARD for SWTP COMPUTER

Now you can use the 8080/Z80 software programs in your SWTP 6800 machine. Replaces your MPU board with a Z80 and ROM so that you are up and running with your present SWTP memory and MPS card. 1 K ROM on board replaces MIKBUG and enables you to use XITAN Z80 software which we can supply.

AVAILABILITY - Off the shelf.



\$190.00, Tested & Assmb.

For U.P.S. delivery, add \$3.00. Overseas and air shipments charges collect, N.J. Residents add 5% Sales Tax. WRITE or CALL for further information. Phone Orders on Master Charge and BankAmericard accepted.

National Multiplex Corporation

🚤 3474 Rand Avenue, South Plainfield NJ 07080 Box 288 Phone (201) 561-3600 TWX 710-997-9530 🔔

Figure 1: An identifier which has six characters or less.

< an $>$::= $<$ alphanumeric character $>$
< identifier $>$::= $<$ letter $>$
l < letter > < an >
1 < letter $2 < $ an $2 < $ an $2 >$
$_{\rm e}<$ letter $><$ an $><$ an $><$ an $>$
< letter > < an > < an > < an > < an >
$^{\circ}$ < letter > < an

signed *two-digit* integer may be defined very simply

< unsigned two-digit integer > ::= < digit > < digit >

Similarly, an identifier containing exactly two characters may be defined

< 2-character identifier > ::=

<letter > <alphanumeric character >

Extensions to three characters, four characters, etc., are easy enough to visualize; and now, using the vertical line and a few auxiliary abbreviations, we may put together a definition of an identifier which has six characters or less (see figure 1). In a similar way, we may construct a definition of an unsigned integer containing at most 11 digits, or however many digits are permitted on a given computer.

This kind of construction, however, fails when we do not wish to put any limit whatsoever on the number of digits in an unsigned integer or on the number of characters in an identifier. In addition, it is overly cumbersome even in the form given above. Therefore, we must call on some new resource. This has actually been done, historically, in two different ways: One way is designed for languages such as ALGOL, LISP, and SNOBOL, in which most constructions do not have length limitations. The other way is intended for FORTRAN and for simplified versions of ALGOL, as well as for various other languages, in which length limitations do exist. We shall consider these in historical order.

The response of the ALGOL group to this problem was to use the resources of mathematics, which rescue us (as they do so often) with what looks like magic. The trick is to use *recursive* definitions, which use the quantity being defined in the definition itself. Consider, for example, the following definition

```
< unsigned integer > ::=
< digit > < unsigned integer >
I < digit >
```

Those without a background in mathematical logic may need a considerable amount of time to convince themselves that this definition of "unsigned integer" defines that syntactical variable, in a perfectly valid manner, to be a sequence of digits of any length whatsoever. The argument goes as follows:

1. A digit is an unsigned integer by the above definition.

2. A two-digit number is a digit followed by another digit, and the second digit, by the sentence above, is an unsigned integer. Therefore a two-digit number is an unsigned integer.

3. A three-digit number is a digit followed by a two-digit number; a two-digit number is an unsigned integer by the previous sentence; therefore, a three-digit number is an unsigned integer.

4. A four-digit number is a digit followed by a three-digit number, and so on; the argument may thus be extended indefinitely, with each sentence being used in the proof of the next.

Another common recursive definition is

< identifier > ::= < letter >

| < identifier > < | etter >

l < identifier > < digit >

This one is actually easier to understand if the last two alternatives are combined into a single alternative, < identifier > < an >, where < an > means "alphanumeric character" and is defined as either a letter or a digit. Using this syntactical variable, we may rewrite the definition of an identifier as

< identifier > ::= < letter >

l < identifier > < an >

That this constitutes a valid definition may be seen as follows:

1. A letter is an identifier by the above definition.

2. An identifier with two characters consists of a letter, which is an identifier, followed by an alphanumeric character. Therefore, by the second part of the above definition, it is an identifier.

In order to construct language elements of unlimited length, the trick is to use *recursive* definitions: the quantity being defined is part of the definition itself.

OSBORNE & ASSOCIATES, INC.

The World Leaders in Microprocessor Books

Program Books Written in BASIC

Payroli with Cost Accounting Accounts Payable and Accounts Receivable General Ledger-

These books feature complete, quality applications software for small-to-medium sized businesses. Each book includes fully documented program listings, sample printed reports, installation instructions and user's manual. Written in an extended Wang BASIC (write to ask us about our CP/M CBASIC version and other conversions). 375 pages each.

Payroll	#09-8	\$15.00
AP & AR	#13-6	\$15.00
G. Ledger	#20-9	\$15.00

Some Common BASIC Programs

76 short practical programs, most of which can be used on any microcomputer with any version of BASIC. Complete with program descriptions, listings, remarks and examples. 200 pages. #06-3 §8.50

Assembly Language Programming

8080A / 8085

Assembly Language Programming 6800 Assembly Language Programming 280 Assembly Language Programming 6502 Assembly Language Programming

These books describe how to program a microcomputer using assembly language. They discuss classical programming techniques, and contain simplified programming examples relevant to today's microcomputer applications. 400 pages each.

 8080A/8085
 ALP
 #10-1
 \$8:50

 6800
 ALP
 #12-8
 \$8:50

 280
 ALP
 #21-7, available soon (see

 6502
 ALP
 not yet available
 below)

you want information on microprocessors, read the Osborne books.

Programming for Logic Design

8080 Programming for Logic Design 6800 Programming for Logic Design 280 Programming for Logic Design

These books describe the meeting ground of programmers and logic designers; written for both, they provide detailed examples to illustrate effective usage of microprocessors in traditional digital applications. 300 pages each.

8080 PFLD	#04-7	\$8.50
6800 PFLD	#05-5	\$8.50
Z80 PFLD	#11-X	\$8.50



An Introduction to Microcomputers.

Volume 0 - The Beginner's Book

If you're not familiar with computers, but wouldlike to be, then this is the book for you. Computer togic and terminology are introduced in a language the beginner can understand. Computer software, hardware and component parts are described, and simple explanations given for how they work. Text is supplemented with creative illustrations and numerous photographs. 300 pages. #08-X \$7.95

Volume 1 - Basic Concepts

A must for anyone in the computer field, this best selling text explains hardware and programming concepts common to all microprocessors. Its universal appeal is reflected by its having the greatest yearly sales volume of any computer text. 350 pages. #02-2 \$8.50

Volume 2 - Some Real Microprocessors Volume 3 - Some Real Support Devices and update subscriptions

These two books provide complete descriptions of virtually every microprocessor and most support devices. There are no other books like these; they provide detailed part descriptions from an independent source.

To cope with the rapid evolution of microprocessor products, each volume has its own series of six bimonthly updates, allowing you to remain current with all parts as soon as they are really available. Update subscriptions sold separately.

These two books replace the 1977 edition of Volume II - Some Real Products. Volume 2, 1400 pages: Volume 3, 700 pages: printed loose leaf. Binders sold separately.

Volume 2	w/o binder	#15-2	\$25.00
Volume 2	binder	#16-0	\$ 5.00
Volume 3	w/o binder	#18-7	\$15.00
Volume 3	binder	#19-5	\$ 5.00
Volume 2	update only		\$25.00/yr.
Volume 3	update only		\$25.00/yr.
Volume 2	and 3 updat	es	\$40.00/yr.

	ATES INC	TITLE	PRICE	QUANTITY	AMOUNT
P.O. Box 2036, Berkeley					
630 Bancroft Way, Berl					
(415) 548-2805 • TW>	(910-366-7277 Dept. 116				-
NAME					-
ADDRESS					
	STATE		-		
		SHIPPING (Shipping for large orders to be arranged)	Californ	ie residents tax.	N
	PHONE	Vol. 2 and Vol. 3 update subscriptions:		shipping	10.00
Riving and the following information Contraction of ORA desire	Please notify me when available:	 All foreign orders \$4.00 per 6-issue subscription for airmai No charge in the U.S 4th class mail ONLY 	(Marie	L INT ENCLOSED	
	C 4502 Assembly Language Programming	Books: D All foreign orders \$3.00 per book for similar	Celif resi S.F. BAR	denti add	1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -
Information on OgyA-books	Findings of up to \$70.00. Invoicing U.S.	S0.35 per book 4th class (allow 2-3 weeks in the 30.35 S0.75 per book UPS in the U.S. (in the 1.5.)			

3. An identifier with three characters consists of an identifier with two characters followed by an alphanumeric character. Therefore, by the definition above, it is an identifier. This argument may then be extended to identifiers with four, five, or any number of characters.

Note that this definition of an identifier involves various other identifiers whose names are contained within it. Thus the word TAU is an identifier partly because T is an identifier and so is TA. This fact may lead to confusion because we are constantly reminded, when studying programming languages, that the individual characters in an identifier have no separate meaning. Thus TAU is not (by definition) T times A times U, or TA times U, or T times AU. Nevertheless, TAU is a properly *formed* identifier because T and TA are just as 2PI is *not* a properly formed identifier because 2 and 2P are not.

Still another common recursive definition is

```
< argument list > ::=
```

This defines an argument list to be a series of expressions separated by commas. It may be used in various ways; for example, the BNF rule

< function reference > ::=

< function name > '(' < argument list > ')'

is one way of defining a function reference (i.e., a use of a function, such as SIN(T*U-B) or ATAN2(X2-X1,Y2-Y1).

The justification for the definition of an argument list is:

1. A single expression is an argument list. 2. Two expressions separated by one comma may be thought of as the first expression followed by a comma followed by an argument list namely the second expression. Therefore, this is an argument list.

3. Three expressions separated by commas may be thought of as the first expression followed by a comma followed by what remains -- namely, the second and third expressions separated by a comma. This much is an argument list, by the sentence above. Therefore, three expressions separated by commas constitute an argument list. The same argument may be used for four, five, etc., expressions separated by commas. The recursive examples given above are written in what may be called "pure" BNF. The alternative is to add some new conventions to BNF which take care of the recursive cases. This brings us to the second possible response to the problem of representing sequences in BNF. For example, an unsigned integer which is a sequence of from 1 to 13 digits might be written

```
< unsigned integer > ::= < digit > \frac{13}{1}
```

and an unsigned integer which is a sequence of an arbitrary number of digits (at least one) might be written

```
< unsigned integer > ::= < digit > \frac{\infty}{4}
```

Similarly, an identifier of arbitrary length is given by

< identifier > ::=

< letter > < alphanumeric character >

Thus a subscript after any syntactical variable stands for a minimum number of repetitions, while a superscript after such a variable stands for a maximum number of repetitions.

The use of subscripts and superscripts in this way solves two problems at once. It makes syntactical variables whose lengths are strictly bounded much easier to represent in BNF. Also, by replacing many of the recursive uses of BNF with nonrecursive uses, it frees the user from having to "think out" these recursive definitions. Nevertheless, the subscript notation does not allow us to eliminate *all* recursion. This will become clear in the examples which we now consider, in which expressions, such as algebraic expressions, are defined in BNF.

There are many types of expressions in programming languages. In ALGOL we have conditional expressions, relational expressions, and Boolean expressions, in addition to the standard simple arithmetic expression. Some of these are easy to define in terms of others. For example, a relational expression (such as P > Q in an *if* statement) is defined by

< relational expression > ::=

- < arithmetic expression >
- < relational operator >
- < arithmetic expression >

where a relational operator may be any one



on the language used. In any sort of expression containing operators and possibly nested parentheses, however, the definition will be much more complex. We shall indicate here how to define simple arithmetic expressions in BNF; the basic technique used here may be used in other kinds of expressions.

of the six relations (greater than, less than,

etc.) expressed in a manner which depends

What is a simple arithmetic expression? Clearly it is not simply any combination of identifiers, constants, operators, and parentheses. We may specify certain rules (the parentheses have to balance, an operator cannot be the last character in the expression, etc.) but it is difficult to know when we have specified all of them. One key to defining expressions is obtained by means of the precedence rules. You have probably seen these, although possibly not by this name: these are the rules that specify that multiplication is performed before addition, and the like. Thus in order to evaluate an expression (without parentheses) there are three basic steps:

1. Perform all the exponentiations.

2. Perform all the multiplications and divisions.

3. Perform all the additions and subtractions.

We shall incorporate these steps into our definition of an expression by defining four separate syntactical variables: primary, factor, term, and expression. Factors are made up of primaries; terms are made up of factors; and expressions are made up of terms. Thus, performing all the exponentiations in an expression corresponds to grouping the primaries into factors, and similarly for the other two steps mentioned above.

In order to define a factor as a collection of primaries separated by exponentiation signs, we note that this is similar to defining an argument list as a set of expressions separated by commas. We need only substitute "exponentiation sign" for "comma," and "primary" for "expression." Thus the definition is

< factor > ::= < primary > '1' < factor >

l < primary >

We could also rewrite this definition in the other mode

< factor > ::= < primary > ['t' < primary >] \int_{0}^{∞}

In other words, a factor is a primary followed by any number of occurrences, including none, of an up-arrow (\uparrow) followed by another primary. This illustrates another feature of extended BNF: the use of *square brackets*, the signs [and]. Square brackets in BNF serve roughly the same function as parentheses do in algebra, and the use of square brackets in BNF is sometimes called *factoring*.

We continue our definition of an expression by defining a term as a collection of factors separated by multiplication and division signs. One way to do this is to define a "multiplication operator," or "mulop," as *either* * or /. The definition can then take the same form as before (we illustrate here only the recursive formulation)

```
< term > ::= < factor > < mulop > < term >
```

I < factor >

An expression would then be defined in a similar way, using "addop" for either + or -

< expression > ::=

< term > < addop > < expression >

I < term >

where we have used "expression" as short for "simple arithmetic expression." Alternatively, both of these could be written out

< term > ::= < factor > '*' < term > | < factor > '/' < term > | < factor >

< expression > ::= < term > '+' < expression >

```
I < term > '--' < expression > I < term >
```

The only question remaining is what we mean by "primary." This differs from one language to another; roughly speaking, a primary is one of the "elementary" constructions which are connected by the operators, such as a constant, a variable, a subscripted variable, or a function reference. There is always, however, one special type of "primary" which takes care of parentheses.

Up to now we have considered only expressions without parentheses. In one sense, when we introduce parentheses into an expression, we sometimes violate the precedence rules upon which we have built

One key to defining the BNF notation of expressions is an understanding of operator precedence rules. These rules can often be made a part of the BNF grammar of a language. the entire preceding construction. Thus in the expression

A-B*C/(D-E)

we do *not* perform all the multiplications and divisions first. In fact, the subtraction D-E must be performed before the division of C by the result.

This expression, however, may also be thought of as

A-B*C/F

where F stands for (D-E). In this new expression, we do perform all the multiplications and divisions before the additions and subtractions. The process of substituting F for (D-E) may suggest to us that an expression in parentheses can be treated as if it were a single primary. This is also true for more than one level of parentheses. Thus, the expression

A+B*(C-D*(E+F/G)-H)+1

may be thought of as the expression

A+B*J+I

where J stands for the expression

C--D*K--H

in which K stands for the expression E+F/G. In each of these three expressions -E+F/G, C-D*K-H, and A+B*J+I – the precedence rules apply; and the last two of these contain primaries (K and J) that take the form of an entire expression in parentheses. The BNF description of an expression is now completed by adding this form of a primary to the definition. Thus

< primary > ::= < constant > | variable >

I <array reference >I <function reference >


I'(' < expression > ')'

is a sample definition of a primary in which the syntactical variables "constant," "variable," etc., should be further defined according to the rules of the particular language under consideration.

One final and important fact about BNF is that although widely used it is *not* universal enough to describe the syntax of every well-known programming language. In particular, COBOL (Common Business Oriented Language) contains certain constructions which are not amenable to BNF. The formal definition of the PL-I language (see reference 5) is made according to a separate set of abbreviation conventions which are similar, but not identical, to BNF.

REFERENCES

- Naur, P, ed, "Report on the Algorithmic Language ALGO 60," Communications of the ACM, 3 (May 1960), pp. 299-314.
- Knuth, D E, Semantics of Context-Free Languages, Math Systems Theory, 2, 2 (1968), pp. 127-145.
- Knuth, D E, On the Translation of Languages from Left to Right, Inf Contr 8 (Oct 1965), pp. 607-639.
- Wirth, N, and Weber, H, "Euler, A Generalization of ALGOL, and Its Formal Definition," *Communications of the ACM*, 9 (January and February 1966), pp. 13-25 and 89-99.
- IBM Form C28-6571-4, IBM System/360 Operating System, PL-1: Language Specifications.



The chess program that we have presented in parts 2 and 3 of this series (November 1978 and December 1978 BYTE, pages 162 and 140, respectively) represents a modern implementation of the basic type A strategy described by Shannon in 1950 (see references). If run on a powerful computer, this type of program can play a reasonably good game of chess. Its major weakness lies in its inability to engage in long-range planning. In many middle and end game positions, it will make seemingly aimless moves. Once it attains a position which optimizes the if we have a clear idea of what we are looking for. To know what we are looking for, however, we must have more knowledge about chess.

So where do we go from here? The highly skilled players who are familiar with the chess programming literature (notably, Berliner, Botvinnik and Levy) are unanimous in their enthusiasm for a selective search strategy, Berliner (see references), for example, advocates a procedure in which very small (for a computer) look-ahead trees are generated, eg: 200 to 500 nodes. His idea is that the program should make an intensive analysis at each node "in order to ascertain the truth about each issue dealt with." Chess knowledge should play a primary role in directing the tree search. The search itself would discover additional relevant information and this would provide an even more knowledgeable focus for the search. This

Creating a Chess Player

Peter W Frey Dept of Psychology Northwestern University Evanston IL 60201

Larry R Atkin Health Information Services 542 Michigan Av Evanston IL 60202 general heuristic goals of its evaluation function, it is faced with the prospect of finding a move which alters the position as little as possible. If the opponent is skillful in developing a long-range attack while not providing any immediate targets, the machine may simply shuffle its pieces back and forth until its position becomes hopeless. The absence of reasonable goal directed behavior is a common limitation of problem solving techniques which are based solely on forward search. The solution of this problem would have important implications for a wide variety of artificial intelligence tasks.

To play a strong game of chess, it is necessary to have a plan. To have a plan, however, the program must recognize specific patterns and relate them to appropriate goals. This, in turn, requires that the program have access to the detailed kind of chess knowledge which is characteristic of the skilled human player. Thus, we seem to have come round in a circle. In order to avoid selective searching, we have adopted a strategy which does not require very much chess knowledge. In examining the weaknesses of this approach, we discover that the forward search can only be truly successful procedure is analogous to the progressive deepening technique which de Groot discovered in the human grandmaster and is the exact antithesis of the brute force (type A) strategy (see October 1978 BYTE, "Creating a Chess Player, An Essay on Human and Computer Chess Skill," page 182).

The efforts of the last decade have demonstrated that the selective search strategy is harder to implement than the fullwidth approach. In addition, full-width searching has consistently produced superior chess. Despite this, there is hardly anyone familiar with chess programming who does not believe that further progress depends on increasing the amount of chess knowledge in the program. The key question is not whether this should be done but how to do it. Since the selective search approach has not led to notable progress, perhaps it is time to consider a different approach.

We believe that a viable alternative exists which combines the proven virtues of the full-width procedure with the potential advantage of a goal-directed search. The central idea is the development of a unique evaluation function for each position. In addition to the general heuristics which are presently employed, evaluations should consider features which are germane to appropriate goals.

According to this plan, move selection would involve two separate stages. In the first phase, a static analysis of the position would be made in an attempt to discover key patterns. This process would involve a hierarchical analysis in which the features of the position would be compared with a general set of library patterns. Highly specific features would be identified and relevant chess-specific knowledge would be accessed. This information, including appropriate short term and long term goals, would be used to construct a conditional evaluation function which would assess the usual general features (eg: material, mobility, King safety, etc) and also other features which are meaningful only in specific situations. Once the conditional evaluation function has been constructed, the second phase of analysis would begin, a conventional full-width tree search employing the special evaluation function.

The first phase of this process would rely heavily on domain specific knowledge (ie: information about chess). It would require a pattern recognition facility and an organizational plan for storing a vast amount of chess knowledge in a manner conducive to rapid retrieval. When this first phase was successful in identifying appropriate goals and producing relevant modifications in the evaluation function, the full-width search which followed would select a move which was thematic with the appropriate goal. If the first phase were unable to identify a key feature, the evaluation function would employ the same general heuristics which it presently uses. For this reason, the pattern recognition and information retrieval modules can be gradually implemented without a lengthy period in which serious blunders are frequent occurrences. This is a major advantage that the conditional evaluation function has in comparison to a selective search strategy.

Chess Structure

To implement a conditional evaluation function, it is necessary to develop a hierarchical descriptive structure for chess. At the top level, one can make the conventional distinctions between the opening, the middle game, and the end game. Within each of these three major divisions, there would be many specific subdivisions. Within each subdivision, there would be many specific variations.

The opening has three major themes: to develop a pawn structure which is favorable for you but unfavorable for your opponent; to increase the mobility of your minor pieces and limit the mobility of your opponent's minor pieces; and to castle as soon as possible and delay your opponent's opportunity to castle. These general goals provide a framework for evaluating specific variations. They do not provide a specific prescription for selecting a move because a sequence of moves which is thematic with these goals may have a tactical refutation. An apparently good move may not work because it loses material. For this reason, general principles are best applied at the terminal points of a look-ahead search rather than being used as a checklist for selecting the most thematic move as advocated by Church and Church in Chess Skill in Man and Machine (see references).

Part 4

Strategy in Computer Chess

The tournament player who knows opening theory as well as many specific move variations will have a clear advantage over an opponent who knows the general principles but is not familiar with the specific variations. For this reason, tournament players and good chess programs rely on a library of memorized opening variations, The contestant who has carefully planned his opening variations can often gain an important advantage early in the game. To maximize the benefit of a well-prepared opening library, it is also necessary to continue the general theme of the opening once the predigested move sequences have been exhausted. At this stage it is necessary to have a conditional evaluation function. When the machine leaves the library and starts to use a look-ahead procedure to calculate its move, it should use an evaluation function that augments general opening principles with special goals which are thematic with that type of opening.

A portion of the work required to implement this proposal has already been started. Chess specialists have prepared highly detailed analyses of specific opening variations and have developed well-defined rules for categorizing different move sequences into specific subdivisions. For example, a game which starts (1) P-K4, P-K3 is labeled as the French defense. If the game continues (2) P-Q4, P-Q4; (3) N-QB3, B-N5, it is called the Nimzovich (or Winawer) variation of the French defense. If it continues (2) P-O4, P-O4; (3) N-QB3, N-KB3, the game is labeled as the classical variation. A continuation of (2) P-Q4, P-Q4; (3) N-QB3, PxP is called either the Rubinstein variation or the Burn variation depending upon subsequent moves. A different approach develops from (2) P-Q4, P-O4; (3) N-O2, which is labeled as the Tarrasch variation. And there are many more. The important point, however, is that each of these variations can be objectively identified, and that for each there are well-developed strategical ideas and specific immediate goals. These ideas can be stored in the opening library and can be retrieved when the machine leaves the library. In addition to general opening heuristics, the evaluation function would reflect the specific theoretical ideas which are appropriate to the particular opening at hand. In principle, this idea can be implemented without difficulty. In practice, however, a tremendous amount of chess knowledge is needed and hours and hours of effort are required. To our knowledge no serious attempt has yet been made to implement this strategy. The information on opening theory is needed only once during a game and thus could be stored on disk, since rapid access is not critical.

Pattern Recognition and the Middle Game

From a conceptual point of view, the application of chess knowledge to the evaluation function in the middle game is much more challenging. In this case, pattern recognition becomes an important ingredient. In implementing a goal oriented move selection strategy, Church and Church limited their middle game strategy to either a Kingside attack, a Queenside attack, or concentration on a weak point (ie: a target). The Kingside or Queenside attack is triggered when the machine determines that it has superior forces on one side or the other. This determination can be based on who controls key squares. In calculating the power relationship of different pieces over given squares, it is important to note that less valuable pieces exert more control than valuable pieces. A pawn has greater control over territory than a Queen because it is harder to dislodge. If an attack on one side or the other is deemed appropriate, the evaluation function can be modified to give an extra bonus for moves which augment

the attack on that side and for moves which increase the pressure on critical squares.

Pattern analysis is also important in detecting an appropriate target. There are several well-known chess relations which provide obvious targets for attack. One is the backward pawn which is prevented from advancing by a pawn or a minor piece. Another natural target is the minor piece which is pinned to the King or Queen. The third is the overworked piece, a key element in the defense against two or more different attacks. If the latter is removed in an exchange, the pieces it is defending will be open for attack. A fourth natural target is a square which would permit a Knight to fork two major pieces (ie: Rook, Queen, King) or a Bishop to skewer two major pieces. If the machine threatens to control that square and to locate an appropriate piece there, the opponent will be forced to devise a defense. Once one of these targets has been detected, the evaluation function can be modified to give a bonus for moves directed at the target. In addition, a plan might be devised to encourage the use of a decoy (a pawn or minor piece which is sacrificed to bring an important piece to a particular square) or to capture a piece which is serving an important defensive function.

A Chess "Snapshot"

In the past, programmers have attempted to implement such plans by using a selective search (eg: Berliner, Zobrist and Carlson) or by using no search at all (eg: Church and Church). Zobrist and Carlson (see references) have developed an innovative technique in which "computer snapshots" are devised which summarize important piece relationships such as attacks, pins, skewers, forks, etc, which presently exist in the given position, or which could occur after one or two moves. Each snapshot is given a weight based on the relative values of the pieces involved and the location of the pieces in respect to the opposing King and the center of the board. The weighted snapshots are then used to select moves for inclusion in a Shannon type B tree search. This procedure provides considerable goal direction to the move selection process.

Although the Zobrist-Carlson snapshot procedure has much to offer (including a highly efficient bit map implementation strategy), it incorporates a common problem shared by all selective search techniques. Occasionally an important continuation is overlooked and this results in the selection of an inappropriate move which may be a gross blunder. By implementing the plans

the electric pencil II[™]

The Electric Pencil II is a <u>Character</u> <u>Oriented</u> <u>Word Processing System</u>. This means that text is entered as a string of continuous characters and is manipulated as such. This allows the user enormous freedom and ease in the movement and handling of text. Since Line endings are never delineated, any number of characters, words, lines or paragraphs may be inserted or deleted anywhere in the text. The entirety of the text shifts and opens up or closes as needed in full view of the user. The typing of carriage returns as well as word hyphenation is not required since lines of text are formatted automatically. As text is typed in and the end of a screen line is reached, a partially completed word is shifted to the beginning of the following line. Whenever text is inserted or deleted, existing text is pushed down or pulled up in a wrap around fashion. Everything appears on the video display screen as it occurs which eliminates any guesswork. Text may be reviewed at will by variable speed scrolling both in the forward and reverse directions. By using the search or the search and replace function, any string of characters may be located and/or replaced with any other string of characters as desired.

When text is printed, The Electric Pencil II automatically inserts carriage returns where they are needed. Numerous combinations of line length, page length, line spacing and page spacing allow for any form to be handled. Character spacing, BOLD FACE, multicolumn as well as bidirectional printing are included in the Diablo versions. Right justification gives right-hand margins that are even. Pages may be numbered as well as titled. This entire page (excepting the large titles and logo) was printed by the Diablo version of The Electric Pencil II in one pass.

Now on CP/M

The Electric Pencil II is also compatible with Imsai's IMDOS. HELIOS versions SSH and DSH are now ready. The NEC print package is now available. A utility program that converts PENCIL to CP/M to PENCIL files is ready. "CONVERT" is only \$35.00. **NEW FEATURES:** * CP/M, IMDOS and HELIOS Compatible * Supports Four Disk Drives * Dynamic Print Formatting * DIABLO as well as NEC printer packages * Multicolumn Printing * Print Value Chaining * Page-at-a-time Scrolling * New Bidirectional Multispeed Scrolling Controls * New Subsystem with Print Value Scoreboard * Automatic Word and Record Number Tally * Cassette backup for additional storage * Full Margin Control * End-of-Page Control * Non-Printing Text Commenting * Line and Paragraph Indentation * Centering * Underlining * BOLD FACE *

WIDE SCREEN VIDEO!!!

Available to Imsai VIO video users for a huge 80x24 character screen. These versions put almost twice as many characters on the screen !!!

HAVE WE GOT A VERSION FOR YOU ?

The Electric Pencil II operates with any 8080/280 based microcomputer that supports a CP/M disk system and uses a Imsai VIO, Processor Technology VDM-1, Polymorphic VTI, Solid State Music VB-1B or any similar memory mapped video interface. REX versions now available. Specify when using CP/M that has been modified for Micropolis or North Star disk systems as follows: For North Star add suffix A to version number, for Micropolis add suffix B to version number, e.g. SS-IIA, DV-IIB.

Vers	<u>Viđeo</u>	Printer	Price
SS-II SP-II SV-II SR-II SI-II DS-II DV-II DV-II DI-II NS-II NV-II NR-II NI-II SSH	SOL VTI VDM REX VIO SOL VTI VDM REX VIO SOL VTI VDM REX VIO SOL	TTY or similar TTY or similar TTY or similar TTY or similar TTY or similar Diablo 1610/20 Diablo 1610/20 Diablo 1610/20 Diablo 1610/20 Diablo 1610/20 NEC Spinwriter NEC Spinwriter NEC Spinwriter NEC Spinwriter NEC Spinwriter NEC Spinwriter NEC Spinwriter NEC Spinwriter	\$225. \$225. \$225. \$225. \$250. \$275. \$275. \$275. \$300. \$275. \$275. \$275. \$275. \$275. \$300. \$275. \$275. \$300. \$275. \$2
DSH	SOL	Helios/Diablo	\$300.

UPGRADING POLICY: Any version of **The Electric Pencil** may be upgraded at any time by simply returning the <u>original</u> disk or cassette and the <u>price</u> difference between versions plus \$15.00 to MSS. Accept only original media at time of purchase. MICHAEL SHRAYER SOFTWARE, INC. 1253 Vista Superba Drive Glendale, CA 91205 (213) 956-1593

Electric Pencil I is still available for non CP/M users:

Vers	Video	Printer	Cassette	Disk Drive	Price
\$\$	SOL	TTY or similar	CUTS		\$100.
SP	VTI	TTY or similar	Tarbell		\$100.
SV	VDM	TTY or similar	Tarbell		\$100.
SSN	SOL	TTY or similar	CUTS	North Star	\$125.
SPN	VTI	TTY or similar	Tarbell	North Star	\$125.
SVN	VDM	TTY or similar	Tarbell	North Star	\$125,
DS	SOL	Diablo 1610/20	CUTS		\$150.
DP	VTI	Diablo 1610/20	Tarbell		\$150.
DV	VDM	Diablo 1610/20	Tarbell		\$150.
DSN	SOL	Diablo 1610/20	CUTS	North Star	\$175.
DPN	VTI	Diablo 1610/20	Tarbell	North Star	\$175.
DVN	VDM	Diablo 1610/20	Tarbell	North Star	\$175.

<u>Demand</u> a demo from your dealer!

derived from the computer snapshots in the form of a conditional evaluation function, instead, the program can benefit from goal directedness without risking the oversights which are characteristic of selective searching. In this way, the machine can retain the benefits of the full-width search and at the same time engage in strategic planning.

There is a special class of positions for which this approach is especially appropriate. In his thesis at Carnegie-Mellon University Berliner described a special problem, the horizon effect, which plagues the conventional look-ahead approach (see Chess Skill in Man and Machine, pages 73 thru 77). One version of this problem involves a piece which is trapped and cannot be saved. Forward searching programs often engage in a bit of foolishness by making forcing but poor moves (such as attacking pieces with pawns or sacrificing pawns for no advantage) which delay the capture of the trapped piece and push its eventual loss beyond the horizon of the tree search. By doing this, the program erroneously concludes that the piece is safe, when in reality the planned move sequence weakens a reasonable position and is still insufficient to save the piece. In this type of situation, the trapped piece should be given up for lost and the program should do its best to take advantage of the tempo required by the opponent to capture the piece. A piece whose time has come is sometimes referred to as a desperado. The only option available is to make the opponent pay as dearly as possible for the capture. If the desperado can be traded for a pawn or a piece of lesser value, this is preferable to being given up for nothing.

This strategy can be implemented with a conditional evaluation function by simply assuming that the trapped piece has a material value of zero. This change would cause the search process to trade the piece for the highest valued candidate that can be found. This is obviously better than having the program engage in useless sacrifices of position and material in a hopeless attempt to resurrect a lost piece. The key element to this implementation is the ability to determine when a piece is truly lost and can be labeled as a desperado. This is a very difficult problem even for a very sophisticated pattern analysis facility.

End Game Considerations

The most interesting application of the conditional evaluation function is in the end game. Because end game strategy is highly dependent on the specific characteristics of the position, a general purpose evaluation function is not very effective. It is necessary to understand what is required in a given position and then select moves which are clearly directed at an appropriate goal. Church and Church list three common goals in the end game: to mate the opponent's King, capture a weak pawn, or promote a pawn. In this case, pattern analysis is important. First the machine must be able to identify the position as one belonging to the end game. Then it has to determine whether a mate attempt is reasonable or whether a pawn can be captured or promoted. Church and Church (see Chess Skill in Man and Machine, pages 151 thru 154) describe a general strategy for identifying and capturing a weak pawn. Although their approach does not involve a forward tree search, the specific techniques which they describe can be adapted to the full-width search strategy. Let us consider several specific end game positions involving either a mate, a pawn capture, or a pawn promotion.

For a number of mating situations, a specific algorithm (step-by-step instructions) or a complete lookup table can be developed to produce mate in a minimum number of moves. Typical applications would be King and Queen versus King; King and Rook versus King; and King, Bishop, and Knight versus King. The mating algorithm for each case would include rules for assigning the potential piece relationships into a few general categories, and a prescription for an appropriate type of move for each category. This approach requires no search. A second approach involving a lookup table is even more explicit. An appropriate move is stored in a table for every possible piece configuration. To play the mate perfectly, the machine uses the position to determine an address in the table and then simply reads the correct move.

Both of these procedures are perfectly feasible and avoid many problems which can be encountered in the end game. The limitation of this approach is that there are a very large number of mating situations and a tremendous amount of work would be required to make a detailed analysis of each one. In addition, this strategy requires the storage of a great deal of information which would be used only infrequently.

A third approach, and one which is thematic with the idea of conditional evaluations, is to make a small modification in the evaluation function for each specific mating situation. The notion is that a shallow search combined with a few key ideas should suffice to produce a mate in a reasonable number of moves. With King and Queen or King and Rook versus King, it is sufficient for the program to "know" that the defending King must be forced to the edge. To do this, the program simply needs to add bonus points to the evaluation function when the defending King is near the edge. The size of the bonus should be a linear function of closeness to the edge. This modification of the evaluation function causes the minimax search to select a pathway in the look-ahead tree which forces the defending King to the edge.

With King, Bishop, and Knight against King, the job is slightly more complicated. In this case it is important to know that the defending King must be forced to one of the two corners having the same color as the Bishop's squares. The trick is to add a large bonus when the defending King is on the appropriate corner squares and a smaller credit when it is near these corners. This modification will cause the minimax procedure to find a sequence of moves which forces the defending King into one of the appropriate corners. The general theme is that the full-width search is a powerful device by itself and that the addition of a small amount of chess knowledge is sufficient to produce the desired outcome.


Kings and Pawns in the End Game

Some of the most challenging positions in the end game involve only Kings and pawns. Many of these require an approach which is more sophisticated than those described previously. Consider, for example, the position diagrammed in figure 1. This is a modification of a position presented in Berliner's thesis which demonstrates one of the major weaknesses of a full-width forward search. White has a pawn on 16 which could advance and be promoted if the Black King were out of the way. Algebraic notation is used throughout this article to designate chessboard sauares. The horizontal rows (ranks) are numbered from 1 to 8, starting at the bottom (White). The files are labeled a through h from left to right CM/ To win. White must do an end run with his King and bring it to the aid of the pawn. Since Black cannot attack White's pawns on c3 or g5 without leaving the passed pawn, he is helpless to stop White's maneuver. Although this analysis is obvious at a glance to an experienced player, a program that discovers truth by doing a full-width search is faced with a difficult problem. In order to determine that the King can force promotion of the pawn. White must complete a look-ahead search of approximately 35 plies. This is beyond the scope of even the most powerful computer. If the machine employs a general purpose algorithm which encourages the King to centralize its position during the end

game, it will search for a pathway which eventually places it on its present square (f4) or one of the neighboring squares (c3 or f3). Because of this, the correct sequence of moves would never be discovered.

In order for a full-width search to make progress in this type of position, the evaluation function must produce goal direction. One way to do this is to provide a bonus for moves which reduce the distance between the White King and the passed pawn. A secondary goal is to reduce the distance between the White King and any Black pawns which are not defended by another pawn. A tertiary goal is to centralize the White King. The first step in developing a specific implementation of this plan is to identify the territory which is denied to the White King. For this purpose, we wish to determine which squares are controlled by the pawns. The White King cannot move to a square occupied by one of its own pawns, nor can it move to a square attacked by an opposing pawn. Figure 2 presents a map of the position with each of the forbidden squares darkened. The location of these

Figure 1: Chess position which demonstrates a weakness of the full-width forward search. In this example, White has a pawn on square f6 which could advance and be promoted if the Black King were out of the way. To win, the White King must come to the aid of the pawn. Since Black cannot attack White's pawns on c3 or q5 without leaving the passed pawn, he is helpless to stop White's maneuver. Although this analysis is obvious to an experienced player, a program using a full-width search would have to search its decision tree to a depth of 35 plies (ie: 35 half moves; a ply is defined as a move by one side) in order to come to the same conclusion.









Figure 2: Forbidden squares in the figure 1 position used to help White (the computer) evaluate the position more efficiently. The White King cannot move to a square occupied by one of its own pawns, nor can it move to a square attacked by an opposing pawn. All of these squares are darkened in the figure. This diagram is used in implementing the goal directed technique described by Church and Church (see figure 3).

"taboo" squares provides the defining boundaries for potential access routes to the desired goals. The second step in implementing this plan is to use a technique described by Church and Church, Starting at each goal object, work backward toward the attacking piece(s). In our case, we are interested in creating a reward gradient which encourages the White King to approach its own passed pawn and the target pawns. To do this, we consider one goal object at a time. All passed pawns are identified. In our example, only the White pawn at f6 qualifies. The two squares diagonally in front of it (e7 and g7) are each credited with 8 "points" each. All squares immediately adjacent to these squares (but not including squares inaccessible to the White King) are credited with 7 points. Next all squares adjacent to these squares (excluding inaccessible squares) are credited with 6 points. This process is continued until we run out of squares or until we have assigned all credits down to and including 1.

The next step in the process is to identify Black pawns which are not defended by other pawns (ie: targets). In this case, the pawns at e6 and g6 qualify. Credit these two squares and the adjacent ones with 5 points each, excluding darkened squares. Next, credit squares adjacent to these with 4 points. Continue this process until all available squares have been exhausted or until the value of 1 has been assigned. This process is executed independently for each target pawn. The last step involves credit for centralization. The four most central squares (d4, d5, e4, e5) are credited with 3 points. The squares which surround these squares are credited with 2 points. The squares which surround those squares are credited with 1 point. Points are then removed from any square which is inaccessible to the White King. When this process has been completed, the credits are totaled for each square to provide a bonus map for the White King. This map is presented in

Figure 3: Bonus map for the White King in the position of figure 1, based on a technique described by Church and Church (see references). A goal is established for a particular attacking piece, in this case the White King, and an iterative numerical technique is used to implement it. The goal is to encourage the White King to approach its own passed pawn and the target pawns. (A target pawn is an enemy pawn not defended by other pawns.) Numerical figures of merit are assigned to strategic squares close to White's passed pawn and Black's undefended pawns. Points are also awarded or subtracted for positional characteristics such as centralization of squares, etc. A type of flow algorithm assigns lower and lower values to squares in direct proportion to their distances from the strategic squares, avoiding any forbidden squares. The resulting map of numbered squares enables the King to find the right pathway by constantly searching for ascending values of squares whenever possible.






Figure 4: Another end game position, analyzed by the method of Church and Church in figures 5 and 6.

figure 3. By applying this bonus map to the terminal positions of the look-ahead search, the evaluation process will select a move sequence which causes the White King to gravitate in the proper direction. In fact, the correct sequence of moves will be selected even if White is restricted to a 5 ply search each time a move is selected. The bonus map, though simple in concept, has a tremendously beneficial effect.

There is an additional point which needs consideration. In our exposition, we have assumed that the pawns remained stationary. If a pawn were to move, the bonus map would have to be changed. This is not a major problem, however, since there are only a small number of positions that can result from pawn moves, and once the bonus map has been computed for a given configuration, it can be stored and used each time that configuration is encountered in the lookahead tree. For this reason, the calculations which are required will not be particularly time consuming.

Another example of this strategy is based on the position presented in figure 4. This is a slight modification of figure 6.7 from the chapter of *Chess Skill in Man and Machine* by Church and Church. To apply our technique with respect to the bonus map for the White King it is necessary to determine which squares are not accessible to the White King by virtue of pawn control. As before, these include squares occupied by White pawns and squares attacked by Black pawns. The relevant squares are darkened in figure 5.

The next step is to locate passed pawns

for White. There is only one and it is located at c6. The two squares diagonally in front of this pawn (b7 and d7) are credited with 8 points, Squares adjacent to these squares which are not among the darkened squares in figure 5 are credited with 7 points. Squares adjacent to these receive 6 points. This process is continued until there are no more available squares or until the credit value of 1 has been assigned. The next step is to determine whether any Black pawns are potential targets. As before, a target pawn is defined as one which is not defended by a friendly pawn. In the present example, there are three candidates: the pawns at a6, d6 and h7. For each pawn, the value of 5 is credited to the pawn's square and the adjacent squares. Then the value of 4 is credited to each adjacent square. This process of establishing a gradient of decreasing values from 5 down to 1 as distance increases from the target is continued until the last values have been assigned. This is done for each target pawn and in each case, squares darkened in figure 5 are always excluded from the process. The last assignment process is conducted for centralization, with center squares (d4, d5, e4 and e5) receiving 3 credits each and neighboring squares receiving 2 credits. The squares one move in from the edge are assigned the value of 1 and then credits are removed from any square which has been darkened. The final step in developing a bonus map for the White King is to total the credits for each square.

The composite map is presented in figure 6. This set of bonus points will encourage the White King to move in the appropriate direction. Without this strategy

Figure 5: Forbidden squares for the position in figure 4.






Figure 7: A chess position which can be analyzed efficiently by means of the coordinate square concept proposed by Ken Church (see references). In this approach, the Black King must coordinate precisely with the White King in order to successfully defend its pawns. The technique is illustrated in table 1.

Figure 6: Bonus map for the position of figure 4. Without this map, an 11 ply search would be required for the computer (White) to discover that the pawn at a6 can be captured. Using the map, only a 3 ply search is required.





an 11 ply search would be required for White to discover that the pawn at a6 can be captured. With the implementation of these attack gradients for the White King, however, the correct move can be selected with only a 3 ply search. As was the case in the previous example, the establishment of a plan within the evaluation function produces



Circle 220 on inquiry card.

a goal directed search without requiring an enormous look-ahcad tree. This increase in efficiency is highly desirable.

Because the process is directed by the location of the pawns, changes in the map will occur infrequently and therefore only a relatively small number of bonus maps will be required for any one search. Once a map has been calculated for a particular pawn configuration, it can be stored and used later whenever it is needed. Although this strategy seems to work well in the examples we have presented, it is reasonable to ask whether this procedure will work in all end game situations. Unfortunately, the answer is no.

Consider the position presented in figure 7. This is a famous end game problem which appears as diagram 70 in Reuben Fine's classic chess book, Basic Chess Endings (see references). It was analyzed in 1975 by Monroe Newborn to determine if his special end game program, Peasant, could solve it. After several unsuccessful efforts, Newborn concluded that the problem would require about 25,000 hours of processor time before a solution could be found (see Chess Skill in Man and Machine, page 129). The problem is difficult, but not as impossible as Newborn suggests. Because Peasant does not have a transposition table, the program did not take advantage of the tremendous number of identical terminal positions which are encountered when an exhaustive search is made of this position. Because the pawns are locked, the only moves which are possible are King moves, and this greatly increases the potential number of transpositions.

The position was submitted to Northwestern's chess program Chess 4.5 running on the CYBER 176 system at Control Data headquarters in Minneapolis. David Cahlander discovered that Chess 4.5 could solve the problem after a 26 ply search! This required ten minutes of processor time on the powerful CYBER 176. Although it is interesting to know that the problem can be solved by a brute force search, this type of solution is not particularly elegant and it requires a level of hardware sophistication that is not likely to be available in the small system for a few years yet.

The Coordinate Squares Approach

What can be done to make this problem more manageable? Interestingly enough, there is a rather neat approach to problems of this type which has been examined in some detail by Ken Church in his under-



Circle 6 on inquiry card.

DISCO MAIL ORI	
HAZELTINE 1400 \$ 650.00 1500 995.00 Mod 1 1495.00 CENTRONICS 779 779 895.00 779 tractor 950.00 700 tractor 1095.00 761 KSR tractor 1595.00 703 tractor 2195.00 NORTHSTAR Horizon I assembled Horizon I assembled 1629.00 kit 1339.00 kit 1599.00 Disk System 589.00 TELETYPE Mod 43 1095.00 IMS 16K Static Mernory 459.95	DIGITAL SYSTEMS Computer \$ 4345.00 Double Density Dual Drive 2433.00 IMSAI VDP 80/1000 \$5895.00 VDP 80/1000 \$5895.00 VDP 40 3895.00 VDP 42 3995.00 VDP 44 4250.00 16K Memory assem 399.00 PCS 80/15 679.00 15% off on all other IMSAI products CROMEMCO System III <u>\$1000 oll</u> 4990.00 10% off on all other Cromemco products TEXAS INSTRUMENT 810 Printer 1625.00 ADDS Regent 100 1095.00

135-53 Northem Blvd., Flushing, New York 11354, 212/455-6609 N.Y.S. residents add appropriate Sales Tax. Shipping FOB N.Y. BankAmericard, Master Charge add 3%, COD orders require 25% deposit

CATCH THE S-100 BUS	O S-IDI LIST PAICE	OUR SPECIAL CASH PRICE
Imsai 8080 Kit Socket set for MPU &	69900	56995
front panel S.D. Sales 32K Kit W/8K of RAM (dynamic)	15 ⁰⁰ 199 ⁰⁰	12 ⁸³
SSM 10-42 parallel & 2 serial port kit	149%	12821
100 pin edge connector & card guides - set of 5	3250	2200
	109545	90314
SUPER SPECIAL Package Price - all of the above for only		88500
Check Our Pric Cromemco, Vector Gra Digital Systems, Centr Hazeltine, Computalke IMC, North Star Plus Most Other Ma	aphic, Muller onics, Sanyc r, IMSAI, EC , Trace ajor Lines.	р, Т,
Subject to Available Quantities. Shipp Prices Quoted Include Ca	ping and Insuran sh Discounts.	ce Extra.
Bus 5 – 10 C Address7 White Pla Clark, N.J.	ace	S60
Interface201-382-13		

graduate thesis at MIT. Working with Richard Greenblatt as his advisor, Church applied the chess concept of coordinate squares to this position. The basic notion is that the Black King must coordinate precisely with the moves of the White King in order to successfully defend its pawns. For any particular square which the White King occupies, there are only a limited number of squares which the Black King can occupy and still hold his act together.

In his thesis, Ken Church presents a fairly extensive analysis of King and pawn end games. For our present purpose, we will limit our analysis to King and pawn end games in which the pawns are locked and we will modify Church's approach to suit our conditional evaluation strategy. The major difference is that Church attempts to discover a complete solution to the problem using the coordinate squares idea. We propose, instead, to use the coordinate squares approach to provide the evaluation function with additional chess knowledge. With this modification, a full-width search of reasonable depth can find the correct move.

Using figure 7 as an example, the first step in this process is to determine which squares are denied to each of the Kings by the existing pawn configuration. By noting that each King cannot move to a square that is occupied by its own pawn or that is attacked by an opponent's pawn, one can easily determine that squares a4, b4, c5, d4, d5, e4, e5, f4 and g4 are denied to the White King. Likewise, squares a5, b5, c5, c6, d6, e5, e6, f6 and g6 are denied to the Black King. Neither side has a passed pawn, but there are multiple targets, since none of the pawns are defended by friendly pawns.

By applying the strategy described earlier, it is possible to calculate a composite attack map for the White King on the basis of the target pawns at a5, d6, and f5 and taking into account the centralization subgoal. The resulting map for Fine's position is presented in figure 8. The squares without a number are the squares which are denied to the White King because of the pawn structure. Given the position of the White King (a1), a shallow search using this attack map as part of the evaluation function would encourage the White King to approach the target pawn at a5 (eg: b2, c3, c4, b5, a5). If the Black King were more than five moves from a5, this sequence of moves would lead to success. Given that the Black King is at a7, however, this plan is doomed to failure. In fact, the first move in the sequence, b2, is fatal and transforms a winning position into a draw. There are two important conclusions that follow from this discovery. The first is

Circle 294 on inquiry card.




Figure 8: Bonus map for the position of figure 7, a composite attack map for White based on the target pawns at a5, d6 and f5, and taking into account the centralization subgoal.

that our simple goal-gradient approach does not always work. The second is that chess end games are much more difficult than a novice player might suppose.

Let us extend Ken Church's ideas and apply the concept of coordinate squares to this position. First, we wish to assign each of the squares to one of three categories: under the influence of the Black King, under the influence of the White King, or contested. To do this we compute the distance from each King to each square, given the constraints imposed by the existing pawn structure. This creates two distance maps, one for the White King and one for the Black King. For squares which are not accessible to one or both of the Kings, we assign a distance score based on the number of King moves required to reach that square by traveling across accessible squares. Next, each square which is closer in moves to the Black King than to the White King and is not denied to the Black King is assigned to Black. Each square which is closer to the White King than to the Black King and is not denied to the White King is assigned to White. The remaining squares are assigned to the contested category. The results of this procedure are summarized in figure 9. The squares assigned to Black are indicated by the letter B and the squares assigned to White are indicated by a W. The blank squares belong in the contested category.

If the territory under the influence of either King is adjacent to an opponent's pawn, the contest is essentially settled since



Figure 9: The square control concept applied to the position of figure 7. Each of the squares is assigned to one of three categories: under the influence of the Black King, under the influence of the White King, or contested. To do this, the distance from each King to each square is computed, given the constraints imposed by the existing pawn structure. Each square closer in moves to the Black King and not denied to the Black King is assigned to Black, and vice-versa. The remaining squares are labelled as contested. Through a complex series of manipulations and the use of so-called frontier squares (see text), White is actively directed to attack Black's pawns using the strategy of trying to prevent Black from moving onto strategic coordinate squares which are vital to Black's defense.

				BL	АСК			
8	В	B	В	B	в	8	в	B
7	B	в	B	в	B	в	B	В
6	В	8		(<i>,</i>		B	В	₿
5								в
4			W					W
3	W	W	W	W	W	W	W	W
2	W	*#	w	₩	W	W	W	W
L	W	W	W	W	W	w	W	W
	a	b	С	d WH	e IITE	f	g	h

that pawn would be open for capture. Since this is not the case for the present position, we wish to define a special category of squares called *frontier squares*. A frontier square is any square under your influence that is adjacent to an accessible contested square or is adjacent to an accessible square under the influence of the opponent.

For the position diagramed in figure 7, the frontier squares for White are c4 and h4. The next step is to determine, for each of these frontier squares, the set of squares under Black's influence which, if the Black King were located on that square, would prevent the White King from moving from the frontier square to any of the contested squares or to any of Black's squares. For the frontier square at c4, the Black King would have to be at either a6 or b6 to prevent the White King from penetrating to b5. For the frontier square at h4, the Black King would have to be at g6 or h6 to prevent penetration by the White King. (Note that the Black King could not legally be at h5 if the White King were at h4.) These defense squares for Black can be determined by the machine by placing the White King on the frontier square and conducting a shallow tree search with White to move first and determining



empirically which locations for the Black King successfully repel the invader.

The next step in this process is to determine the shortest distance between each pair of frontier squares. For the present position, there are only two frontier squares and thus one minimal distance. Five King moves are required to travel between the two frontier squares. If Black is to be successful in defending, the Black King must be able to move from a defense square for h4 to a defense square for c4 in the same number or in fewer moves than it takes the White King to travel between the two frontier squares.

For this reason, each square in Black's defense set for c4 must be five or fewer moves from one of the defense squares for h4. Also, each square in the defense set for h4 must be five or fewer moves from one of the defense squares for c4. This requirement places a further restriction on those squares which satisfy the necessary defense conditions. One will note that a6 is six moves from the nearest square in the defense set for h4. Also, h6 is six moves from the nearest square in the defense set for c4. Therefore, the true defense set for c4 contains only b6 (a6 will not suffice). The true defense set for h4 contains only g6 (h6 will not suffice). Thus, we have determined that when the White King is on c4 and has the move, there is one, and only one, coordinate square for the Black King (b6). If the White King is on h4 and has the move, there is one, and only one, coordinate square for the Black King (g6).

The next step is to generalize this analysis to squares in White's territory which are immediately adjacent to the frontier squares. In this case, squares b3, c3, d3, g3 and h3. The square at b3 is one King move from the frontier square at c4 and six moves from the frontier square at h4. If the White King is at b3, therefore, the Black King must be on a square which is simultaneously one move from b6 and six or fewer moves from g6. The squares which satisfy this condition (ie: the coordinate squares for b3) are a6, a7, b7, and c7. This same set of calculations can be made for the other adjacent squares. The coordinate squares for c3 are b7 and c7. For d3, there is only one coordinate square, namely c7. Since the White King can move directly from c3 to d3 and Black must move to c7, and only c7, to maintain his defense, it is not possible for him to be on c7 when the White King is on c3. If he were, he would not be able to move when White moved from c3 to d3 and still satisfy the defense requirements. For this reason, only square b7 is sufficient for Black when White is on c3. In addition, since b3 is adjacent to c3, the coordinate square for c3 is not avail-



Driver for North Star DOS/BASIC 2) Driver for CP/M which can be used by MBASIC or CBASIC 3) Driver for direct assembly level programming (for generating customize Jsystems.) Price of the P&T-488, assembled and tested with any OICKLFC one of the software packages, is \$400.



PICKLES & TROUT P.O. BOX 1206, GOLETA, CA 93017, (805) 967-9563

Circle 307 on inquiry card.

Julius Caesar tried, Genghis Khan tried, Napoleon tried too . . .


now . . . It's your turn.

We can't guarantee that you'll control the world with a **Mullen Controller Board** kit; but this S-100 peripheral can control disco lights, automatic cat feeders, time lapse photography experiments, environmental heating systems, and a whole lot more. 8 opto-isolator inputs respond to external stimuli . . . your computer decisions based on this information . . . and interfaces to the outside world through 8 on-board computer controlled switches, suitable for driving low power loads or triggering Mullen 500 Watt power modules. Interested? We thought you would be. So, we've prepared an information packet available at finer computer stores across the nation . . . or, circle the reader information number.

Just what the world needs: products to make your computer useful.

MULLEN Computer Products





Don Lancaster's "Cheap Video" concept allows almost unlimited options, including:

- * Scrolling · Full performance cursor.
- * Line/Character formats of 16/32, 24/80, 32/64.... or almost anything.
- * Graphics-up to 256 X 256 B&W; 96 X 128 COLOR (requires low-cost option modules)
- * Works with 6502, 6800 and other micros.

SPECIAL OFFER: Buy the Kit (upper case alphanumeric option included) & get the Book at 1/2 price.

'm Sold, PLEASE	RUSH	() SEND FREE CATALO
() TVT-65/8	Kit & Cheap Video Coo	kbook - \$42.95
() TVT 65/8	Kitonly (book require	ed for assembly)-\$39.95
name:		
name: address:		

able for b3. Thus the set for b3 is further restricted to a6, a7 and c7.

If we examine g3, we will discover that it is one move from the frontier square at h4 and four moves from the frontier square at c4. This implies that the Black King must be on a square which is one move from b6 and four or fewer moves from g6. There are only two squares which satisfy this requirement, namely, f6 and f7. Therefore we can conclude that no square other than f6 or f7 will serve as a coordinate for g3. When we examine h3, we will find that there are three potential coordinate squares: f6, f7 and g7. Since this set shares f6 and f7 with the defense squares for g3, further restrictions are implied. It is not possible for the same square to serve as a coordinate square for two adjacent squares since it is not possible for Black to pass when it is his turn to move. Therefore if f6 is assigned to h3, then f7 must be assigned to g3. If f7 is assigned to h3, then f6 must be assigned to g3.

The next step in this process is to determine the set of coordinate squares for each square on the minimum pathway(s) between the two frontier squares for which the coordinate squares have not yet been determined. The new squares are e2, e3, f2 and f3. By following the same analysis as before, we can determine that the coordinate squares for e2 and e3 are d7 and d8. The coordinate squares for f2 and f3 are e7 and e8. Because of the adjacency restrictions, the assignment of one of these values automatically restricts the other square to the remaining value.

The results of our coordinate square analysis are summarized in table 1. When it is Black's turn to move and White has moved to one of the squares listed in the table, Black must be able to move to a coordinate square. For this reason, the evaluation function for the machine can be modified to give

Square of the White King	Coordinate Squares for the Black King
b3	a6, a7, c7
c3	b7
c4	b6
d3	c7
e2	d7, d8
e3	d7, d8
f2	e7, e8
f3	e7, e8
g3	f6, f7
ň3	f6, f7, q7
h4	g6

Table 1: Results of the coordinate square analysis for the position of figure 7. Shown are the potential squares for the Black King which defend against the White King's threats when it is White's turn to move. a bonus of 20 points to White for any terminal position in the look-ahead tree where it is Black's turn to move and the Black King is more than one move from a necessary coordinate square. If it is White's turn to move, a 20 point bonus will be awarded to any terminal position in the look-ahead tree where Black is not located on a necessary coordinate square.

Let us consider how this in combination with the White King attack map (figure 8) will affect the outcome of the look-ahead search. The machine will try to find a pathway to squares c3 or d3 because their attack value of 7 is higher than any of the surrounding squares. Even better would be a pathway to c4, since its attack value of 10 is larger than 7. In each of these cases, the machine will also try to satisfy the condition that Black cannot be on a proper coordinate square when the White King reaches c3, d3, or c4 so that the additional 20 point bonus is also earned. In attempting to do this, it will find that if the White King moves from al to either a2 or b2 on his first move, the 20 point bonus will be lost forever. The reason is that either of these moves allows the Black King to coordinate and, because of the minimax strategy, the tree search will always assume replies for Black which maintain this coordination. If the White King's first move is to square b1, the Black King cannot coordinate and the 20 point bonus will still be available at some of the terminal positions in the tree. It is not surprising, therefore, to find Reuben Fine advising that K-N1 is the only move for White which preserves the win.


In order for the machine to find this move, assuming that both the attack map and the coordinate squares information are incorporated in the evaluation function, a search of nine plies is required. This is a tremendous improvement over the 26 ply search required by the unmodified program. In order to actually win a Black pawn, the White King must move to c3 or c4 with Black not in coordination and make a 13 ply look-ahead search. If the White King moves to d3 with Black not in coordination, an 11 ply search will suffice. In order to prevent a draw, White will avoid repeating identical positions and thus will eventually travel to e3. From this vantage point, the win of a pawn can be visualized with a 9 ply search. Therefore, the problem could be solved by the machine if it searched to a depth of nine plies for each move calculation. With a program such as Chess 4.5, a 9 ply search for this position can be conducted in less than two minutes on even a medium power computer.

The procedures which we have described

The EAS **Full-Size Floppy Disk Drive System**

Introductory Price of \$1,995 (Only Until Jan 31, 1979) **Fully Assembled and Tested**

- Two full-size 8" Shugart drives
- · Power supply, interface, cables, cooling fan, strong aluminum chassis, attractive wood cabinetry.
- Controller with Western Digital 1771B controller chip and on board prom boot strap loader for CP/M"", which is the disk operating system Software recommended and available separately from EAS including assembler, text editor and debugger, and EAS's I/O handlers (BIOS) together with powerful utilities.
- Available with or without controller.
- Capable of formatting diskettes
- · 90 day parts and workmanship
- warranty.
- S-100, Z-80, 8080 compatible.
- · Storage capacity is a quarter of a million bytes per drive, a total of a half a million bytes per system
- . Shugart drives used in our systems have the most mechanical reliability of any flexible disk drives on the market.
- Dealer inquiries are invited.



CP/M" is a trademark of Digital Research. Inc.

JOIN US IN THE SOFTWARE BUSIN

PUT YOUR SPARE TIME INTO MARKETING OUR FINE OFF THE SHELF SOFTWARE.

- 20 - 40% QUANTITY DISCOUNTS -

For WANG systems: PAYROLL	Basic Programs For DEC and Radio Shack systems:
ACCOUNTS PAYABLE	GAMES \$ 7.95 STATISTICS \$ 10.95 FRANCE \$ 10.95 SALES AMALYSIS \$ 30.75 MAILING LEST \$ 8.85
For DATAPOINT systems: Maring Labels	PAYROLL \$ 23.85 PAYROLL \$ 23.85 PERSONAL FINANCE \$ 7.95 NENT ROLL SYSTEM \$ 76.00 GTHERS \$ 7.95
PATIENT CENSUS \$500.00 MEDICARE BILLING (A & I). \$1000.00 ACCOUNTANTS TIME/BILLING \$300.00 GENERAL LEDGER \$600.00 For MICRODATA system: \$150.00 ACCOUNTS PAYABLE \$1000.00	For IBM systems: Accounts receivable

NATIONAL SOFTWARE MARKETING INC. 4701 McKinley Street, Hollywood, Fla. 33021





(²Connection to phone lines via CBS-1001F DAA which can be leased from phone company for approximately \$5.00/mo. plus installation fee.)

interfaces for stand alone modems:

USR-310 - RS232C only

USR-320 and USR-330 — RS232C and 20 me. (Specify with order. If both interfaces are required, add \$10 to unit price.)

All products include a 90 day warranty and optional annual maintenance pockage. Add 1% shipping and bandling in the custinental U.S. Illinois residents add 5% Solas Tax.

U.S. ROBOTICS, INC. 1035 W. Lake St/Chicago, IL 60607/(312) 733-0497

142 January 1979 © BYTE Publications Inc. Circle 383 on inquiry card.

are applicable to a wide range of end game positions. The coordinate squares analysis demonstrates that even highly complex end game positions are manageable when the full-width search employs a sufficiently knowledgeable evaluation function. Although the examples we have discussed encompass only a few types of chess positions, we hope that the reader will envision the power which is potentially available when the evaluation function is modified to incorporate relevant chess knowledge. The implementation of this approach on a broad scale should eventually produce chess programs which can be run on medium power machines and still compete on equal terms with strong human players.

Ouiescence

Another important area for the application of chess knowledge is the problem of quiescence. It is essential that the static evaluation function not be applied to a turbulent position. If the next move has the potential to produce a major perturbation of the situation, the evaluation which is rendered will not be accurate. For example, it makes little sense to apply a static evaluation function in the middle of a piece exchange or when one of the Kings is in check. In each case, the judgment which is rendered will not be reliable. For this reason Chess 4.5 presently goes beyond the predetermined search depth at "terminal" positions where a capture might be profitable for the side whose turn it is to move, where certain types of checking moves are possible, or where a pawn is on the seventh rank. This extended search facility is called the quiescence search, and its major objective is to produce reasonably static positions for which the evaluation function can provide accurate assessments.


A weakness of this present implementation is that the definition of a turbulent position is much too narrow. There are many situations in addition to capture threats, checks on the King, and pawn promotion threats which are clearly turbulent. Larry Harris has characterized some of these in chapter 7 of Chess Skill in Man and Machine. Harris includes in this category positions which involve a pawn lever, a back rank mate threat, or sacrifice potential. The interested reader can consult Harris' chapter for operational definitions of these patterns. It is essential to note that these and other important patterns are not easily detected. In each case, a fairly sophisticated pattern analysis capability is required. A reasonable


goal for improving the present forward search chess programs would be the development of an efficient procedure for detecting potential sources of turbulence. The central objective would be to use this information as one of the decision criteria for terminating search at a node. If the position is not quiescence in respect to a potential perturbation which has been detected, the lookahead process should be continued.

For example, during the opening when the machine leaves its library with information that the control of a particular square is an important objective, the decisions about search termination can consider whether the position is quiescent in respect to perturbations which might influence control of the key square. Another example of this idea involves the end game. If the preliminary analysis indicates that a particular pawn should be an attack target, the decision for search termination should consider whether each position is quiescent with respect to this goal. Positions at the predetermined depth level will be evaluated only if all potential attackers are more than two moves away from the target. When one or more attackers are close to the goal, the search process will be continued to determine if capture is feasible. This modification of the search process introduces a goal directed selective search at the terminal positions of the full-width tree. The addition of several extra plies of search at relevant nodes in the tree can mean the difference between finding and just missing an important continuation. This type of facility is difficult to implement and difficult to control properly, but the potential gains are such that the effort is worthwhile.

Establishing Appropriate Goals


In order to implement this goal direction feature in the evaluation function and quiescence search, it is necessary to recognize that a goal which may be of paramount importance at the base node of the lookahead tree may no longer be relevant at some of the terminal nodes. Intervening moves may accomplish the necessary goal or may alter the situation such that it is no longer possible. In these cases, the conditional evaluation function would be directed at an inappropriate goal. One way to deal with this problem would be to select goals which were both general and long range. In this case, they should continue to be relevant at the terminal nodes of the look-ahead tree. Unfortunately, this is a fairly severe limitation on the goal directed search and is







LSI-11 TIME



It's **TIME** you brought your LSI-11 up to **DATE**. **TIME** and **DATE**, two important parameters in the computer world, are available to your LSI-11 on one **DUAL SIZE BOARD**. When requested, the TCU-50D will present you with the date (month and day), time (hour and minutes), and seconds. Turn your computer off and forget about the time — your battery supported TCU-50D won't, not for 3 months anyway. The correct date and time will be there when you power up.

The TCU-50D is shipped preset to your local time, but can be set to any time you want by a simple software routine.

AT \$295 YOU CAN'T AFFORD TO IGNORE TIME

Time is only one way we can help you upgrade your LSI-11 or PDP-11 system. We'd also like to tell you about the others. So contact Digital Pathways if you're into -11's. We are too.



therefore not desirable. A second approach would be to apply pattern analysis at each terminal node instead of at the base node only. In this case, the goals which were selected would always be relevant to the position. This procedure would be very timeconsuming, since feature analysis is a complex process. The essential aspect of the problem is a time relevance trade-off in which a guarantee that relevant goals are being pursued requires a heavy investment in additional computing time. The third and most reasonable approach would be to designate which features of the position are crucial to each particular goal and to incrementally update our goals (and thus the evaluation function and the decision rules for the quiescence search) whenever these features change. This is a highly sophisticated approach which would be difficult to implement.

Conclusion

Let us summarize our conclusions and relate them to the world of personal computing. We have attempted to argue that a full-width search strategy is feasible with a small computer, and that ultimately this approach will produce better chess than a selective search strategy. For this plan to be successful, it is necessary to employ software and hardware suited to the task. The software must incorporate recent improvements in tree searching strategy (ie: α - β pruning, the capture and killer heuristics, iterative searching, staged move generation, incremental updating, serial evaluation and transposition analysis) as well as other refinements such as conditional evaluations which provide goal direction to the search process.

On the hardware side, it is necessary to have a reasonably powerful system. Although there have been a number of recent efforts to program microprocessor systems to play chess, the games which have resulted have not been comparable to those played by established large system programs. Although it is quite an accomplishment to produce even rudimentary chess from a microprocessor system, the level of play to date is not very encouraging. An example of this type of game appeared recently in March 1978 BYTE, "Microchess 1.5 versus Dark Horse," page 166.

The type of chess program described in this article requires reasonably powerful hardware in order to provide an interesting game. Because of the many operations requiring bit map manipulation, a 16 bit processor is much more desirable than an 8 bit processor. It is more efficient to represent

a set of 64 squares with four 16 bit words than with eight 8 bit words. With a need for computing power in mind, one might select a microprocessor system based on one of the new high-speed 16 bit processors such as the Zilog Z-8000 or the Intel 8086. In addition. this type of program will require quite a bit of memory. The program itself will require about 20 K bytes and the transposition table, if implemented, will need at least another 20 K bytes. If the programmer plans to add chess knowledge for conditional evaluations, a total of 64 K bytes is desirable. An opening library which is sufficient to keep a skilled opponent on his toes requires disk storage.

These considerations may dampen the enthusiasm of many would-be chess programmers. On the other hand, a realistic orientation at the start could save a great deal of grief along the way. When implemented on fairly sophisticated hardware, our demonstration chess program will usually provide a reasonable chess move after two or three minutes of computation. If more time is available (eg: selecting a move for a postal chess game by letting the machine "think" for several hours), a fairly respectable level of play can be anticipated. With future hardware improvements, this type of program may soon become reasonably competitive at tournament time limits, even on a personal computing system.

REFERENCES

- 1. Berliner, H, Chess as Problem Solving: The Development of a Tactics Analyzer, unpublished doctoral thesis, Carnegie-Mellon University, Pittsburgh, 1974.
- Church, K W, "Coordinate Squares: A Solution to Many Chess Pawn Endgames," undergraduate thesis, Massachusetts Institute of Technology, June 1978.
- Church, R M, and Church, K W, "Plans, Goals, and Search Strategies for the Selection of a Move in Chess," Frey, P W (ed), Chess Skill in Man and Machine, Springer-Verlag, New York, 1977.
- 4. Fine, Reuben, Basic Chess Endings, David McKay Company Inc, New York, 1941.
- Harris, L R, "The Heuristic Search: An Alternative to the Alpha-Beta Minimax Procedure," Frey, P W (ed), Chess Skill in Man and Machine, Springer-Verlag, New York, 1977.
- Newborn, M, "PEASANT: An Endgame Program for Kings and Pawns," *Chess Skill in Man* and Machine, Frey, P W (ed), Springer-Verlag, New York, 1977.
- Shannon, C E, "Programming a Computer for Playing Chess," *Philosophical Magazine*, volume 41, 1950, pages 256 thru 275.
- Zobrist, A L, and Carlson, F R Jr, "An Advice-Taking Chess Computer," *Scientific American*, volume 228, number 12, June 1973, pages 92 thru 105.





IPS, An Unorthodox High Level Language

About the Author and IPS

Karl Meinzer is a research physicist at the University of Marburg, in West Germany. He is a member of a very small, worldwide group of amateur satellite builders, who find an organizational home in the AMSAT project and its ties to the amateur radio community as well as various space agencies. Karl is the principal system designer for the high orbit "OSCAR" amateur radio satellites soon to be launched. His functions include the mechanical design, RF system design, computer system design and software design of the vehicle. IPS was developed in order to provide the AMSAT organization worldwide with machine independent OSCAR ground station software to be run on the typical project member's computer. The spaceborne version of IPS will run on an RCA 1802 processor in orbit, with 4 K (hopefully 16 K if technology becomes available) of on board memory and a radio communications bootstrapping method for loading from the ground control station. After the satellite is launched, IPS may indeed be one of the highest flying high level languages around.

Dr Karl Meinzer Hoehenweg 38 355 Marburg 1 WEST GERMANY It seems to me that the general confusion and lack of orientation regarding the best high level language for microcomputers is caused by the combination of two problems:

- 1. There is a marked lack of stated objectives regarding such a language.
- 2. It is tacitly assumed that the ease with which a feature can be added to a language is enough justification for adding the feature.

Let us look at the first point. In my experience, the term high level language has nearly the same meaning as "problem oriented" language. But oriented to what problems? It may help to classify computer applications into three large areas:

- *Mathematical problem solving:* Here the amount of data to be processed is usually small, but the data are subjected to relatively complicated numerical operations requiring high accuracy and diversity.
- Commercial data processing: Here large amounts of data are subjected to relatively simple procedures. Appropriate file handling techniques are essential.
- Engineering applications in the wider

sense: By this I mean process control, systems programming, games, A1, robotics and any processes interacting with the real world. Programs in this area are characterized by moderate amounts of data and accuracy requirements. However, these programs usually have rather complicated flow of control.

I think that much of personal computing would fall into the third class. On the other hand, the programming languages advocated so far were really created for the first two groups. To complicate things further, a good programming language not only has to be optimum for the intended problem area, but it also has to appeal to the humans using it. After all, the purpose of a programming language is to be a tool of communication between the human way of understanding a problem and the unambiguous way a computer needs the problem to be explained. Here of course many different opinions are to be expected, particularly because there is a positive feedback mechanism. By using a given language, one adapts to its idiosyncrasies and then, in all truth, can claim the "superiority" of that language. Nevertheless, I feel there are some language properties that would hardly be considered controversial. They can be best expressed by some buzzwords: top down design, structured programming, modularity and good self-documentation. These properties are particularly important in problem areas where the intelligence of the program resides in the flow of control.

The second problem may be explained by having a look at the competitive environment in which languages are created. If a company wants to express the superiority of their product, what better way than to claim to have more language features than the other guy. With this approach to computer languages lots of problems are created. The added features not only require additional implementation effort and an increase in the amount of hardware required (ie: memory), but they also make the language mentally less manageable, both from the



-Basic BASIC by James S Coan, If

you're not already familiar with BASIC.

James Coan's Basic BASIC is one of the

best ways to learn about this popular

computer language. BASIC (which stands

for Beginner's All-purpose Symbolic Instruc-

tion Code) is easy to learn and easy to apply

to many problems. Basic BASIC gives you

step-by-step instructions for using a ter-

minal, writing programs, using loops and

lists, solving mathematical problems, under-

standing matrices and more. The book con-

tains a wealth of illustrations and example

programs, and is suitable for beginners at

many different levels. It makes a fine refer-

ence for the experienced programmer, too.

\$8.95

-Computer Resource Book-Algebra by Thomas A Dwyer and Margot Critchfield is an exciting new way to learn about algebra and the interesting things you can do with it using a computer. The book uses the BASIC language, and flowcharts are used throughout to show the structure of programs, There are 60 applications programs including straight line graphs, polynomial equations, a space probe navigator, temperature profiles, computer generated animation, the ultramatic root finder, random number generation and many more. Although it is particularly suitable for students, just about everyone will find some intriguing and easy to use applications in this entertaining book. \$5.20.



----Introduction to Computer Programming by Rudd A Crawford Jr and David H Copp. Here is an excellent way to learn about the general aspects of computer programming. Introduction to Computer Programming makes use of a hypothetical computer model and set of assembly language instructions designed to help the beginner see what goes on in computer programs. The emphasis throughout is on general principles; such concepts as loops, decisions, flowcharts and IO routines are covered in detail. The book also provides many example problems and prompts the reader by posing several quiz questions. Anyone who masters its contents will have a solid foundation for the study of practical assembly and high level languages. It is especially recommended for students, but just about everyone new to the subject should profit from it. \$4.80.

----Advanced BASIC by James S Coan. Advanced BASIC is the companion volume to James Coan's Basic BASIC. In this book you'll learn about some of the more advanced techniques for programming in BASIC, including string manipulation, the use of files, plotting on a terminal, simulation and games, advanced mathematical applications and more. Many useful algorithms are covered, including some clever sorting techniques designed to reduce program execution time. As with Basic BASIC, there are many illustrative example programs included. BASIC doesn't have to be basic with Advanced BASIC! \$8.95.

-A Guided Tour of Computer Programming in BASIC by Thomas A Dwyer and Michael S Kaufman. Colorful graphics abound in this lively introduction to the BASIC language. The authors have tried to present a rigorous, yet entertaining approach to the subject. Written for the novice, A Guided Tour begins with a section on how to recognize a computer, followed by some tips on working at a terminal. By the end of the book readers are writing their own programs and solving elementary problems in finance and business. The emphasis throughout is on learning by doing. Anyone interested in computer programming should benefit from A Guided Tour of Computer Programming in BASIC, \$5.20.



--Some Common BASIC Programs by Lon Poole and Mary Borchers, published by Adam Osborne and Associates. Here's a single source for all those hard to find mathematics programs! Some Common **BASIC Programs combines a diversity of** practical algorithms in one book: matrix multiplication, regression analysis, principal on a loan, integration by Simpson's rule, roots of equations, operations on two vectors, chi-square test, check writer, geometric mean and variation, coordinate conversion and a function plotting algorithm. These are just some of the many programs included. For only \$8.50 you can buy the kind of programs previously available only as part of software math package systems for large scale computers. All the programs are written in a restricted BASIC suitable for most microcomputer BASIC packages, and have been tested and debugged by the authors. New, 2nd edition, only \$8.50.



The Textbook. . .

18 Chapters (481 pages) of solid, accurate programming information, by Walter J Weller.

The Assembly Program (easily worth \$100. by itself)... The full source listing of a combined editor/assembler which supports the language used. This language uses 8080 mnemonics, and is resident in less than 10K of RAM.

INC Books to erase the impossible

A Full Debugging Monitor. . .

Not a simple ROM monitor. Contains facilities for breakpointing, modification of pseudo registers and much more.

All this for the amazing price of \$29.95.

And by the Way...


When the coupon in the book is filled out and returned, the object programs of the editor/assembler and debug are shipped FREE!

For your convenience in ordering, please use this page plus the order form on page 99. You may photocopy this page. DIAL YOUR CHARGE CARD ORDERS TOLL FREE (800) 258-5477.

POB 428, 25 Route 101 West Peterborough, NH 03458

Circle 35 on inquiry card.

Circle 120 on inquiry card.



user's and the implementer's points of view. In my opinion, PL/I, despite all its virtues, is a good example of where this philosophy leads.

We Need Extensibility, Not Features

It is noteworthy that the need of features in languages arises in the first place because of their restrictive nature. In the traditional data processing environment with many independent users, this is justified by having to prevent inadvertent interactions. But in the personal area, with typically only one user per computer, one may take a much more liberal attitude. If one user bombs, nobody else suffers. So instead of packing a language with features, it makes much more sense to provide only those capabilities which will be required in, say, 70% or more of all programs. In addition the language should contain means to extend itself. Thus, it will be possible to add additional capabilities, if required. Another holy cow in high level languages is the use of algebraic notation. Because it is relatively easy to implement, its desirability is hardly ever investigated. Admittedly, expressions in reverse Polish notation are somewhat less readable than the equivalent algebraic forms.

However, look what you gain by the explicit presence of a stack:

- Parameter passing between program modules becomes extremely simple.
- The problems regarding the initialization and range of validity of variables in blocks disappear. Local variables are kept on the stack without a name; only global variables are named.
- With variables there is a clear distinction between the "pot" and the "content of the pot." The explicit availability of addresses enables very fancy pointer calculations.
- Testing of program modules is extremely simple. By manually supplying parameters on the stack and observing the results, debugging is a snap.
- The language becomes completely procedural and the statements are executed strictly in the order in which they are written down. There is no guessing or experimental programming to learn what the compiler will do to your program.


I hope that these points show that the decision - reverse Polish notation or algebraic - should not be a closed matter.

Another point often overlooked is the fact that the language itself is only part of the total acceptability of an approach. The amount and ease of handling are at least as important. A compiler requiring five passes before an executable code is produced hardly could claim to be very convenient. I feel it is highly desirable that a system should be interactive. This goal includes the requirement that a compiler should only require a single pass; incremental compilation with an interpretive mode should be available to simplify debugging. Usually this translates into the fact that objects need to be defined before they can be referenced, a small penalty for a much more transparent system. (Probably the wide acceptance of BASIC and APL is based on their interactive handling despite their mismatch to engineering problems.) Also, note that a fast single pass translation system eliminates the need for code relocatability. Instead of relocating binary objects, one simply translates the source to a new position in memory; there is no separate loading process.

If one takes the points above as an outline for a language design, it turns out that amazingly few degrees of freedom are still left. The main remaining work is selecting a suitable set of primitive functions, from which the language is built. This cannot be done arbitrarily, as a lot of feedback is necessary from actual problems utilizing the language. Only that way can one assure that the instructions are powerful and selfdocumenting in a reverse Polish notation environment. Most importantly, the language should have as few underlying rules as possible; and these rules should be applied without exception.

An important question relates to the optimum implementation technique to be used. Essentially three approaches are possible. BASIC and APL are generally realized as interpreters. Classical interpreters are rather slow because the program has to be analyzed at execution time. The other approach, the compilers, produces machine code which executes without syntax and semantics analyzing overhead; although a good optimizing compiler usually is bulky and requires large amounts of memory. Otherwise, the code produced is less than optimal if the compiler is simple.


A third approach tries to combine the best of both techniques. It uses a set of high level instructions defined by code routines. A compiler produces a pseudocode, treating these code routines as the instruction set of a virtual high level machine. Since these



P.O. Box 71 Fayetteville, N.Y. 13066 (315) 637-6208

Circle 70 on inquiry card.

Retro-Graphics™



For your Dumb Terminal[®] The Retro-Graphics PC card mounts easily in the Lear Siegler ADM-3A to provide you with an affordable graphics computer terminal.

Features:

- Z-80 Based
- 512 by 250
 Dot Matrix
- Point Plotting
- Automatic Vector Generation
- Simple Plug-in Interconnect
- Optional TEKTRONIX Software Compatibility

You will be impressed with the packaging, performance and price of the Retro-Graphics card. Write or phone today for complete specifications.

DIGITAL RESEARCH & ENGINEERING 5223 Glide Drive • Davis, CA 95616 (916) 756-8055

Dumb Terminal is a registered trademark of Lear Siegler Inc.

PUB	CHASE			
12-24 MONTH FUL		ERSH		N
36 MONTH				
DESCRIPTION	PURCHASE	12 MOS	PER MONTH 24 MOS.	35 MOS.
DECwriter II				
DECwriter III, KSR				
DECwriter III, RO				
DECprinter I				
VT100 CRT DECscope				56
TI 745 Portable TI 765 Bubble Mem	. 1,875		÷ -	65 99
	,			99
TI 810 RO Printer	,			
TI 820 KSR Terminal .	,			
QUME, Ltr. Qual. KSR QUME, Ltr. Qual. RO.				
	0.00			
ADM 3A CRT HAZELTINE 1400 CRT			43	
HAZELTINE 1500 CRT				42
HAZELTINE 1520 CRT			81	56
DataProducts 2230				
DATAMATE Mini flopp		167	89	61
	FTER 12 OR			• • •
ACCESSORIES AND F				ACAIT
ACOUSTIC COUPLERS • RIBBONS • INTERFACE M	MODEMS	• THE	RMAL PA	PER
PROMPT DELIVERY			SERV	
TRANS	NET CO	OR PO	RATIO	N

instructions (usually addresses to primitive code) need very little overhead to interpret, such a system is only 2 or 3 times slower than optimum assembler produced code. Assuming that this is acceptable, the technique results in an extremely compact pseudocode requiring significantly less memory than the other approaches. Furthermore, the pseudocode itself is machine independent; only the primitive routines present an interface to the underlying processor. This greatly facilitates program portability, since transcribing such a system to a new processor entails rewriting on the order of 1000 bytes of code (600 in the example which I have implemented). Of course the largest part of such a system is written in the language that is to be implemented.

My interest in computing stems from my involvement with the AMSAT Phase III satellite, a space project for the amateur radio service. For the on board computer as well as for the ground stations I wanted to design a system that met the criteria above and would allow total portability of the programs among the numerous different computers used by radio amateurs worldwide. Naturally the first thing to do, if one tackles a project of this sort, is to study the literature on the subject. A language that meets most of the points just mentioned has been published by CH Moore under the name of FORTH. Particularly, Moore's implementation technique is very ingenious. On the other hand, his user interaction mechanisms were too limited for our problem area. Thus, I rather took FORTH as a platform, from which I designed and implemented my own system which I named IPS (abbreviated from its German language name).

The hardware I had in mind when I designed IPS would typically consist of:

- An 8 bit processor. (The spacecraft computer uses the RCA COSMAC and most ground stations use the 8080 and some the 6502.)
- 16 K bytes of programmable memory. The IPS system itself requires a little less than 6 K bytes, so enough memory is left to the user.
- An ASCII keyboard and a 64 character by 16 line video display memory. The video memory makes possible much more transparent interactions than obtainable with a Teletype or a hard copy oriented system.
- A hardware input of a sort providing 20 ms timing signals. All timekeeping and scheduling is derived from this input.

Circle 374 on inquiry card.

- Only enough read only memory to provide a simple bootstrap loader. (The COSMAC based systems have no ROM at all due to a hardware load feature on the chip.)
- A cassette interface and one or two cassette recorders. Since all ground to spacecraft and spacecraft to ground communication takes place synchronously at 400 bits per second, the same rate is used for recording. Recordings have a fixed length of 512 bytes (half a TV screen) and may consist of ASCII characters or binary data. Synchronous in this context means that there are no start or stop bits, the data is self-clocking and a valid block is preceeded by a 31 bit long sync vector.

I want to give you now a cursory description of the language. In the context of this discussion, unfortunately, it will be impossible to give you a detailed introduction. Rather, I intend to familiarize you sufficiently for being able to walk with me thru a typical program. I hope that this way you will be able to get some feeling of the nature of IPS. First let me describe how you communicate with IPS. The display screen has 16 lines. The eight lower lines are used for input to the system, either manually or by tape. The upper eight lines are used by IPS for answers. The basic IPS quantity is the 16 bit signed integer. By typing 125, for example, this number is put on the stack and displayed in the first display line. Keying -20 now, you get the display 125 - 20. Now keying * will result in -2500being left on the stack. An arbitrary number of numbers may be held on the stack; operations always refer to the last entries on the stack regardless of the total number of numbers on it.

Besides the normal algebraic operators logical operators are also available to allow bit manipulations. Boolean operations use these operators as well. (Only the effect on the least significant bit is utilized.) Another class of operations allows one to manipulate the order of items on the stack, like DUP duplicating an entry or VERT, which interchanges the two top entries. [Note: In present versions of IPS, German (the author's natural language) inspired the symbols of primitives. Thus, VERT is from the German word Vertauschen.]

Numbers may be stored permanently with a name attached to them. They can either be defined as constants (KON), as variables (VAR) or ar arrays (FELD). Calling a constant by mentioning its name pushes its value on the stack. Calling a vari-




have the speed and ease of standard typewriter input plus the added capacity of upper and lower case alpha characters, optional graphics, cursor editing, full screen control, full screen editing and more...including multiple hookups to a single PET. Find out all the ways PERK can make your PET much more valuable.

See your local computer store or contact GRI



GEORGE RISK INDUSTRIES, INC. GRI Plaza • Kimball, Neb. 69145 Tel: (308) 235-4645



Circle 201 on inquiry card.

Listing 1: The complete text of an IPS program's source. The program used as an example is the software which converts ASCII to Selectric codes, formats a text file and prints that file on a Selectric typewriter. Please note that the IPS primitives used in this listing are based on the German version of the system; equivalent English language names of the primitives are often noted in the text of the article as various features are explained.

```
( IBM SCHREIBMASCHINENSTEUERUNG VOM 2 . 11. 77 )
O KON CBA
HIER 2 + ? CBA ! HIER 68 + 54 !
CBA VAR CHARP
0
      VAR LE
P1000 VAR SBP
#1000 VAR 18P
      VAR BL
٥
CODE REMOVE 14 LD IM #C PHD D LD IN #C PLO 8 LD IM #A PLO
      BEGIN #D 1/0 LD MX #20 AND IM ( BELEGT? )
      D=0 Y? #C DEC #C GHT
                                      ( 140 US LOOP )
     VERT D=0 END TH #FF LD IN #A STR 3 1/0 #A DEC 4 1/0 NEXT
CODE HITRANSHIT 1 LD IM #D PLO BEGIN & LD IM #A PLO PS INC PS LD
A #FE XOR IM #A STR 100 LD IN #C PHI O LD IM #C PLO #A INC
       BEGIN #D 1/0 LD MX #30 AND IM ( FREI? )
       D=0 NOT Y? #C DEC #C GHI
      VERT D=0 END NEXT
               TH #4 DEC #0 GLO D=0 Y? 3 1/0
                                    N: 4 1/0
                                    TH NEXT
CODE L/TRANSMIT O LD IM #D PLO 0 END
CODE MSTATUS PS ->X PS DEC #D 1/0 #A ->X
             PS DEC O LD IM PS STR NEXT
Ó
      VAR LV
0
      VAR S
ñ.
      VAR EINFL
4
    FELD SC
                   #1020 #400C SC 2 !FK
18 FELD SZEICHEN
128 FELD T1
: INCR DUP @ 1 + VERT ! ;
: ADJ DUP @ #3FF UND #1000 ODER VERT ! ;
: LIES LADEFLAGGE @B NICHT DUP LV @ UND
       JA? IBP @ 512 + IBP ! IBP ADJ S INCR O LV !
       DANN
       EINFL @ S @ 2 < UND UND ( LADEFLAGGE NICHT )
       JA? IBP @ DUP #200 + SLOAD 1 LV !
       DANN :
: NORMALZEICHEN DUP MSTATUS EXO #80 UND =0
               JA? DUP #80 UND >0 ( DREHE KOPE ) JA?
                                                         1
                                                  NEIN: 2
                                                  DANN
                     H/TRANSHIT 0 4 JE NUN REHOVE 0 6 JE NUN
                DANN L/TRANSMIT CHARP INCR REHOVE :
: SONDERBEH #20 - DUP 4 < JA? DUP 2 = JA? 1 LE !
                                      DANN
                              SC + @B H/TRANSMIT CHARP INCR
                             REMOVE
                          NEIN: CHARP @ 2 - CHARP !
                                4 - DUP DUP + + 3ZEICHEN +
                                CHARP @ 3 >>>
                          DANN ;
```


able or an array pushes its address on the stack; in order to get its value, the operator @ is used. It interchanges an address on the stack with the content of the address. To store a value into an address, the operator ! is used. It expects a value and an address on the stack, and by performing the storage, removes both. There are other similar operators like @B or !B, which perform like operations on single bytes.

Program modules are created by a colon followed by the name of the module. Then the actions are typed in as if the computer were to perform the actions immediately. A module is closed by a semicolon. Later on this module may be executed by typing its name or its execution may be put into another module simply by writing its name.

To control the flow of the program, IPS has some control words consistent with structured programming. The words JA? , NEIN: DANN (In English, respectively: YES? , NO: , THEN) are pretty selfexplanatory. They roughly correspond to the IF THEN ELSE construct of other languages, only, to be consistent with reverse Polish notation, the test action precedes the JA? . There are three loop constructs available. The JE . . . NUN (in English, EACH . . . NOW) construct expects two numbers, a loop start index, and a loop limit. The loop is executed for each consecutive value, until the index exceeds the limit. If initially the limit is smaller than the start, the loop is not executed at all. This construct may also employ an increment different from one. The two other two loop constructs are intended for loops with an initially unknown number of repetitions. The ANFANG ENDE? (in English, START . . . END?) structure is functionally equivalent to the DO UNTIL of PASCAL with the test at the end of the loop. The ANFANG ... JA? ... DANN/NOCHMAL (in English, START YES? . . . THEN/AGAIN) structure corresponds to DO WHILE with the test at the beginning of the loop. Note that these constructs completely eliminate the need of GOTOs and labels.

Now I want to take you on a little walk thru a program. Its purpose is to read ASCII text recorded on tape cassettes and print them on my IBM Selectric typewriter. (As evidence of the practicality of IPS, this article's manuscript was printed by this program.) As mentioned, a tape block contains 512 characters (eight lines) without any control characters. The program, besides reformating the ASCII characters to the Selectric code, has to insert this control information. The program maintains a cyclic buffer of two blocks; S is a variable





READY-TO-RUN SOFTWARE

TRS-80 • NORTH STAR • APPLE

INTEGRATED BUSINESS SYSTEM \$175.00 A/P: A/R: Gen Led: Pay; Bus Stat; Letter Writer, Comes "Ready-to-Run" with easy-to-follow instructions, Requires 2 disc drives. Specify: TRS-80, NORTH STAR, or APPLE II (must have Applesoft).

TUTORIALS

Computer Aided Instruction, teaches the idiosyncracies of your version of disk basic. Specify: TRS-80, NORTH STAR, APPLE II (Applesoft).

\$40.00

HOMEMAKER I

\$50.00 Includes: Appointment Minder, Shopping List, Menu Planner, Diet Planner, Specify: TRS-80, NORTH STAR, APPLE II.

EDUCATOR I

\$50.00 Includes: Math Tutor, Grading System, Hangmath, Spelling, IQ Test, Games, Specify, TRS-80, NORTH STAR, APPLE II.

WORD PROCESSOR

\$35.00 Comes complete with simple, easy-to-follow instructions. ALL SOFTWARE PACKAGES ARE WRITTEN IN BASIC ON DISKETTE ONLY

Send for Free Catalog Packages containing Program Listings only are available.

> (714) 774-1270 AJA SOFTWARE

> > P.O. Box 2528 • Orange, CA 92669

DATAFACS

Software now for:

Micropolis and NorthStar

Good Software is Essential for an Efficient Business. Now, the finest in software at a price you can afford. We are definitely the affordables! PROGRAMS CURRENTLY AVAILABLE:

INVENTORY PROGRAM PACKAGE

- Inventory Addition Update

 - Search
 Vendor File

Also generates 7 additional user reports and much, much more. - Cost \$175.00 -

MAILING LIST PROGRAM (Single Drive) *Print formating in 80 or 132 columns.

- Cost \$20.00 -

The above programs are designed to run under the following:

*CP/M in CBASIC | Micropolis and NorthStar 2 drives required

*CP/M in BASIC E also IMSAI IMDOS (2) 8" disc IBM 3740 Format required

EXTENSIVE CONTRACTORS ESTIMATING PROGRAM

Literature available upon receipt of your letterhead

Currently Under Development:

Circle 81 on inquiry card.

Currently Onder Dev	eiopineni.			
 Billing 	Available			
 Payroll 	early in '79			
 General ledger 	in new CBASIC-2			
Specializing in custom software for the AM-100**				
Datafacs System Inc. Eastern Division				
2440 W. Catalpa, Chicago, III. 60625				
Phone (312) 784-0300				

CP/M is a Trademark of Digital Research Corp.

**AM-100 is a Trademark of Alpha Microsystems.

```
: TYPLINE #OD ( CR/LF ) CHARP @ 1 + !B CBA CHARP ! O LE !
          ANFANG CHARP @ @B #7F UND T1 + @B
                 DUP DUP #1F > VERT #30 < UND
                 JA? SONDERBEH
                 NEIN: NORMALZEICHEM
                 DANN LE @
          ENDE? ;
: SZEILE SBP @ CBA 64 >>> CBA 1 - CHACP !
         CBA DUP 63 + JE 1 @8 #20 - >0
                          JA? I CHARP !
                          PANN
                       NUN TYPLINE ;
: SBLOCK 0 7 JE SZEILE SBP @ 64 + SSP ! LIFS
                MSTATUS 2 UND >0 ( STOP? )
                JA? O EIMFL !
                DANN
             NUN SBP ADJ S @ 1 - S ! BL INCR ;
: SCHREIB EINFL @ JA? S @ >D
                       JA? SBLOCK BL @ 4 >
                           JA? O BL ! MSTATUS
                                                  ( START? )
                                      JA? 0 7 JE CBA 1 - CHARP !
                                                  TYPLINE
                                               MON
                                       NEIN: 0 FINEL 1
                                       DANN
                           DANN
                       DANN
                   NEIN: Q BL ! MSTATUS #80 UND =0
                                 JA? ( TIEFSTELLUNG BEI AUS )
                                       2 H/TRANSMIT REMOVE DANN
                          MSTATUS ( START? ) JA? 1 EINEL !
                                              DANN
                   DANN
       MSTATUS 2 UND >0
       JA? O EINFL !
       DANN LIES ;
( ENDF SCHREIBMASCHINE; SCHREIB IST EINGEHAENGT )
( CODETABELLE FUER IBM KOPF CORRESPONDENCE COURIER )
12020
       #2020 #2020
                         #2020
                                 #2321
                                         #2020
                                                 42220
                                                           #2020
#2020
        #2020
                #2020
                         #2020
                                 #2020
                                          #2020
                                                  *2020
                                                           #2020
48420
        #8767
                #CF26
                         #58D7
                                 #DE96
                                          #4625
                                                  *0119
                                                           *C634
#7FCC
        #3E37
                #5748
                         #5E16
                                 #071F
                                          #FFC9
                                                  * BE 2 7
                                                           /9928
        #9A82
¥9C24
                #0208
                         # F 9 8 8
                                 #9503
                                          #93F0
                                                  #FCCA
                                                           *CCB2
#90D1
        #C5DD
                #BBF3
                         1848D
                                                  +7531
                                 # COFA
                                          # 54 F 6
                                                           18129
        #1A02
11008
                #$258
                                                  #7C4A
                         # 7938
                                 #1543
                                          #1370
                                                           #4032
21051
        #4550
                #3B73
                         ¥043D
                                 #407A
                                          #D476
                                                  #F5B1
                                                           #2049
   71
           64 !FK
                                          #2708
#084F
        *5828
                #2808
                         10853
                                 #202F
                                                  #082D
                                                           #6060
#2708
   3ZEICHEN 9 IFK
                       ( FNDF TABFILE )
```

indicating the number of blocks available for printing. S equals 0 means an empty buffer, S equals 2 is a full buffer.

Complete details are found in listing 1. Turn first to the last routine SCHREIB (in English, WRITE) which is the main program executed periodically. (Because of the previously mentioned referencing restriction, programs have to be read backwards.) SCHREIB at first checks if EINFLAG (ONFLAG) is set; if so, it starts the printing actions. This action starts by checking if S is larger than 0. Only if this is the case is there a block in the buffer and the routine SBLOCK (WRITE BLOCK) is called. A blockcounter is maintained (BL). If it exceeds four, printing is stopped (PAGE FULL) unless the start switch is on. In this case the 0.7 JE . . NUN does eight linefeeds (endless paper assumed). The other parts of the main program are less important, they mainly make sure that at the end of printing the head is in lower case because if left in upper case the machine cannot be manually switched into lower case.

Now let us look at the routine SBLOCK (WRITE BLOCK). It prints 8 lines (0 7 JE...NUN) by calling the routine SZEILE (WRITE LINE) and then updating the write buffer pointer SBP by 64. Also it checks for an emergency stop. The routine SZEILE (WRITE LINE) takes 64 characters at SBP and transports them into an auxiliary array CBA (>>> is an array transport in IPS). Then the auxiliary array is scanned in such a way that the pointer CHARP points at the last printing character. The loop index is supplied by I. Then TYPLINE is called. TYPLINE inserts a CR/LF after the last printing character and then uses the characters in the array CBA without the most significant bit (#7F AND) as index to table T1 to find the Selectric code. If it is between #1F and #30 a special treatment is necessary by calling SONDERBEH. otherwise NORMALZEICHEN (NORMAL CHARACTER) is called.

Let's look at SONDERBEH (SPECIAL CHARACTERS). Some actions of the machine are not performed by the printing ball, but by special magnets (blank, for example). In my hardware, these codes have to be output to a different port. Some ASCII characters are not available on the printing ball. These are simulated by two other characters overwritten on each other. The auxiliary array is accordingly manipulated. Both activities are done by SONDERBEH. The NORMALZEICHEN routine checks if the print ball is in the proper case position for the character to be printed. If not, it first executes a head

Listing 1, continued:

Circle 326 on inquiry card.






Figure 1: The temptation on the part of an interpreter writer is to implement direct execution as if the interpreter were simulating some form of traditional machine. Thus in this example, the operation code for a CALL to a subroutine is followed in the interpretive text by the address of the subroutine being called. This requires. for example, two entries in the string of interpretive text.

rotate action before printing. Each machine action is started by issuing the magnet code via H/TRANSMIT or L/TRANSMIT. These routines check the machine for "not busy" and then output the code to the magnets. The routine REMOVE does the opposite; if the machine acknowledges a code by "busy," the magnets are deenergized. Thus the necessary handshaking is established.

"CALL

PUSH PSEUDO-PROGRAM-COUNTER

CONTENTS OF MEMORY AT

PSEUDO-PROGRAM-COUNTER+I

PSEUDO-PROGRAM-COUNTER:

RETURN TO INTERPRETER

EXECUTABLE CODE OF INTERPRETER'S

INSTRUCTION:

These interface routines are particularly noteworthy, because they are coded in assembler. IPS has an integral assembler; thus procedures dealing with special hardware or extremely time critical jobs can run at the maximum speed of the processor. This assembler also employs structured programming. The branch codes have been replaced by the Y? N: TH and BEGIN END mnemonics. The assembler, like the compiler, uses the stack to keep track of the addresses to be inserted into the branches. The routine LIES finally serves to read in the cassette blocks.

I hope this walk was not too tedious for you and was justified by giving you some insight into IPS programs and IPS-like languages. Let us have now a look at some selected topics regarding the implementation of IPS. These items maybe useful to you, if you want to tackle a similar project.

As mentioned earlier, the stack keeps 16 bit numbers. In addition to the normal operand stack, the design is simplified if there is a second stack, which is primarily used by the system to keep return addresses. This stack is available on a limited scale to the programmer as well.

A very useful trick in such a system is the use of "indirect execution." When implementing a simulated high level computer one is tempted to compile addresses of the appropriate code routines performing the instructions as shown in figure 1. This is a simple model of an "emulator" of some instruction set of a traditional computer.

If pointers are compiled that point to a descriptor which includes another pointer to an actual executable code, then all compiled instructions have the same format regardless of their nature (see figure 2). Indirect execution not only saves memory, it also simplifies the compiler because it needs no more checking the semantics of the instruction to be compiled. Thus in figure 2, a subroutine reference reduces to a pointer to the descriptor which begins the interpretive code of the subroutine. Thus, it boils down to having a descriptor at the head of each routine, defining its nature. This also makes the language naturally extensible since new descriptors may be defined anytime, and it eliminates the distinction between application routines and the primitive routines constituting the language.

In IPS the names along with the pointers to the pseudocode are kept in a hash table with a size for 512 entries. Experience shows that using this size in a 16 K system, memory and table saturate at about the same time. I preferred the hash table over a linked list because the compilation process is much faster and enables transcompilations for machines having no interaction facilities like the computer running the typewriter on which I printed this manuscript. (Names are separated from the program.)

Use of IPS in program development situations also requires the possibility of eliminating entries from memory. Generally a hash table would be unsatisfactory for this purpose. Nevertheless, since the program grows linearly in memory, the pointers to the routines in effect represent a secondary index by which the order of the entry and creation is available. Thus, pruning is no problem.

Reverse Polish notation languages can be essentially syntax free and by indirect execution the compiler can compile virtually blind, that is, without knowledge of what is being compiled. This is not exactly true, though. In fact, there are four different sorts of entries regarding the action the compiler is expected to take. This 2 bit

INCOME TAX PROGRAMS FOR TRS-80^m

FOR INDIVIDUALS (LINE PRINTER OR **DISK NOT REQUIRED)**

1040A	4K	7.95
1040 (with Schedule A	4K	14.95
& C thru F Routine)		
TC&G (Income Averaging)	4K	14.95

★ ★ ★ STATE LEVEL I OR II ★ ★ ★

BUSINESS & PROFESSIONAL: Full systems with line printer

FREE 7-PAGE CATALOG AND DESCRIPTION

CONTRACT SERVICES ASSOCIATES 1846 W. Broadway Anaheim, CA 92804

22 START-AT-HOME COMPUTER BUSINESSES

in "The Datasearch Guide to Low Capital, Startup Computer Businesses"

CONSULTING • PROGRAMMING • SOFTWARE PACKAGES COM + FREELANCE WRITING • SEMINARS • TAPE/DISC CLEANING • FIELD SERVICE • SYSTEMS HOUSES • LEASING . SUPPLIES . PUBLISHING . TIME BROKERS . HARDWARE DISTRIBUTORS • SALES AGENCIES • HEADHUNTING • TEMPORARY SERVICES • USED COMPUTERS . FINDER'S FEES . SCRAP COMPONENTS . COMPUTER PRODUCTS AND SERVICES FOR THE HOME.

Plus - Loads of ideas on moonlighting, going full-time, image building, revenue building, bidding, contracts, marketing, professionalism, and more. No career planning tool like it. Order now. If not completely satisfied, return within 30 days for full immediate refund.



• 8½ x 11 ringbound • 156 pp. • \$20.00

Phone Orders 901-382-0172

DATASEARCH Incorporated

5694 Shelby Oaks Dr., Suite 105, Dept. B. Memphis, TN 38134

Rush _____ copies of "Low Capital Startup Computer Businesses" at \$20 per copy to me right away.

ADDRESS	<u>.</u>		
CITY/STATE/ZIP _			_
Check Enclosed	Bankamericard	D Master Charge	

A Message to our Subscribers

LOCL.

From time to time we make the BYTE subscriber list available to other companies who wish to send our subscribers promotional material about their products. We take great care to screen these companies, choosing only those who are reputable. and whose products, services, or information we feel would be of interest to you. Direct mail is an efficient medium for presenting the latest personal computer goods and services to our subscribers.

Many BYTE subscribers appreciate this controlled use of our mailing list, and look forward to finding

information of interest to them in the mail. Used are our subscribers' names and addresses only (no other information we may have is ever given).

While we believe the distribution of this information is of benefit to our subscribers, we firmly respect the wishes of any subscriber who does not want to receive such promotional literature. Should you wish to restrict the use of your name, simply send your request to BYTE Publications Inc, Attn: **Circulation Department**, 70 Main St. Peterborough NH 03458. Thank you.

PCE Electronics

PCE/ITHACA AUDIO IA-1100 64×16 Video Interface with white on black or black on white, switch select blinking cursor, & there's NO SNOW or WAVE, S-100 kit \$115 °° add \$35°° for assembled & tested

PCE (6/4+1 EPROM/RAM Sockets for up to 16 2708's with O to 4 wait states, addressable in four 4K blocks, with IK of RAM that may run within one of the 4K blocks or at any IK boundary, S-100 kit \$130°° add \$5°° for 250ns RAM add \$30°° for assembled & tested

We have much more, call or write for our fiyer. PCE Electronics, 4782 Dewey dr., Fair Oaks, Co. 95628 (9)6) 966-2208

Master Charge		
Visa		
COD requires 50 % deposit		
Second cockies	6	Interr

excess refunded Calif. residents add 6% sales tax

5% for shipping

Special packing for international orders.

information is kept in the name table.

Normal entries execute in the interpretative mode and compile in the entry mode. See table 1 for the other modes. INT is used for variable definitions or for the colon to prevent definitions within definitions. PRIOR, on the other hand, is used for the IA? NEIN: DANN and the semicolon. These entries are executed at compilation time to handle jump addresses on the stack or to reset the compile flag. At the beginning of compilation (:), a special number is placed on the stack. At the end of compilation (;), this number is checked. If it is wrong there has been a structuring error (such as DANN following a JA?) forgotten and the entry is rejected.

At this point I would like to point out that much of the readability of structured programs seems to come from a geometrical representation of the source text as exemplified by the indented writing. Hardly any language software analyzes this geometry, though, and it is in effect redundant to the semantics of statements.

There is another useful technique which I call "pseudointerrupts." On a stack computer programs are naturally reentrant; and recursive programming is possible. Thus, the inner interpreter can be designed to accept "interrupts" between actions specified by interpretive code. These interrupts interrupt a stack oriented computer simulated by the interpreter, so no state saving operations are necessary (except for the pseudoprogram counter, of course.) Machine interrupts may also be implemented independently when required. The 20 ms clock input assumed by IPS forces such a pseudointerrupt to keep time in a normal clock and to service four "stopwatches."

Engineering problems usually require a few programs running independently of each other. I solved this problem by providing




Figure 2: If a 2 level indirect form of interpretive execution is defined, then simplicity is achieved by making every token in the text of a user program a pointer reference to a descriptor of the operation. The descriptor in turn contains information such as the pointer to a low level routine to be executed upon reference to the descriptor during interpretation. Thus, a subroutine call which required two interpretive text entries in figure 1 is replaced by a simple pointer reference to the subroutine's descriptor. This descriptor in turn contains a reference to the low level interpreter routine which saves the program counter on the subroutine stack, then points to the first entry of the subroutine's interpretive text before resumption of interpretation. For simple built-in primitives of the language, the descriptor simply points to the low level executable routine of that primitive's operation, as shown for example in the case of RETURN and DUP. Note that the interpreter increments the pseudo program counter after each interpretation cycle.

a chain, that is, an array of programs executed in a cyclic fashion. Initially, this chain is only occupied by the compiler, while the other positions contain null entries. Programs may put other programs into this chain, or programs may remove themselves or other programs from this chain. It turns out that by this method, very general multiprogramming is possible without needing separate stacks for each chain member. The act of scheduling or descheduling a real time process is implemented by this chaining technique. Apart from the "chain in" and "chain out" operators two other operators are necessary. A suspend and a resume operator are provided to be able to wait for internal or external events before a program's execution is continued. Amazingly, the four chain operators eliminate the necessity of a centralized operating system without imposing undue restrictions.

Presently at AMSAT we have IPS versions for the RCA COSMAC and the 8080, and a 6502 version is in preparation. Also, there exists a special version for the COSMAC aboard the AMSAT satellite, performing all interactions by radio link. Except for the last they occupy a little less than 6 K bytes of memory, having everything resident

entry-type	compil interpreting	ler-mode compiling
	interpreting	I <u>company</u>
Normal (:)	execute	l compile
INT	execute	error action
PRIOR	error action	execute
HPRI	execute	execute
	ction marks input-v ark and stops furth	

including the text editor. The radio version is slightly smaller.

In mid 1976 the first IPS version was up and running. Since then I have done some fine tuning as a result of feedback from some ten scientific projects using IPS within the University of Marburg. If you feel that IPS could be useful to you or if you have some comments or suggestions, please do write me.

(The original paper which discusses such a machine interpreter is: "FORTH, a New Way to Program a Minicomputer," by C H Moore, Astron Astrophys Suppl 15, 497-511, 1974. In the years since the first FORTH paper, FORTH has become a registered trademark of Mr Moore's consulting firm FORTH Inc.)= Table 1: The modes of IPS operation (interpreting or compiling) and the action the compiler takes depending on the type of entry found. Normal refers to standard modules (:), variables and constants.

HERE IS THE LATEST AND BEST IN 8080/Z80 DISK SOFTWARE

CP/M [™] FDOS and Utilities	F	rom \$145	Xitan Package A3+	\$409
Microsoft FORTRAN-80		\$400	Micro Focus CIS COBOL	\$500
Microsoft COBOL-80		\$625	SOURCE Disk Based Disassembler	\$70
Microsoft Disk Extended BAS	IC	\$300	ZASM Zilog 🖤 Mnemonic Assembler	\$45
Microsoft MACRO-80 MACRO	Assembler/Linking Loader	\$149	XY BASIC Process Control Language	\$300
Microsoft MACRO-80 (as abov	e) w Subroutine Library	\$219	SMAL/80 Structured Macro Assembler Language	\$75
Microsoft EDIT-80 Line Edito	r	\$89	CBASIC Compiler/Interpreter BASIC	\$95
Xitan SUPER BASIC	(A3)	\$99	MAC Macro Assembler	\$100
Xitan DISK BASIC	(A3+)	\$159	SID Symbolic Instruction Debugger	\$85
Xitan Z-TEL Text Editor	(A3, A3+)	\$69	TEX Text Formatter	\$85
Xitan Text Output Processor	(A3, A3+)	N-A	General Ledger	\$995
Xitan Macro ASSEMBLER	A3, A3+)	\$69	Accounts Receivable	\$750
Xitan Z-BUG	(A3+)	\$89	NAD Name & Address Processor	\$79
Xitan LINKER	(A3+)	\$69	QSORT Disk File Sort/Merge Utility	\$95
Xitan Package A3 (as keyed ai	bove)	\$249		

Most software available in a variety of diskette formats including: IBM 8" single and double density; North Star CP/M; Micropolis CP/M; and 5" soft sectored. All Lifeboat software requires CP/M to operate.

Watch for the December 1978 release of the above software on Processor Tech Helios II; Altair Disk; and iCOM Microdisk systems.

LIFEBOAT ASSOCIATES

Clubs and Newsletters

Attention: Canadian Readers

We have heard from the West Coast Computer Society (POB 4476, Vancouver BC, Canada V6B 3Z8) regarding their club's meeting schedule. They meet the first Wednesday of every month at 8 PM, room 126 at BCIT, which is located in Burnaby, British Columbia.

TRS-80 Monthly Newsletter

The purpose of the *TRS-80 Monthly Newsletter* is to provide and exchange information related to the Radio Shack TRS-80 computer system. This 68 page newsletter contains programs related to business, personal finance, money management, practical applications, statistics, mathematics, gambling and games. Every month one major program (such as a complete personal finance package or a complete income tax program — short and long form) will be published. Subscriptions are \$24 by first class mail (\$40 outside of the US and Canada, air mail). Contact Mathematical Applications Service, POB 149, New City NY 10956.

Independent Ohio Scientific Users Group Formed

Owners, prospective users, OEMs and dealers of Ohio Scientific computers can share information, applications and software through an independent users group formed by the Newton Software Exchange, POB 518, Newton Center MA 02158. The Exchange was created to aid in the translation of microcomputer applications and systems programming from the sophisticated user and programmer to the naive user and operator. They are oriented and willing to work with programmers and OEMs who have good ideas and programs, but have difficulty expressing themselves to relatively unsophisticated end users. The OSI users group will encompass the full range of OSI products with special attention to the Challenger series. Annual dues are \$5 and include a monthly newsletter.



Rhode Island Computer Club

RICH is a computer club in Rhode Island that will be meeting on the following dates: March 20, April 17 and May 15 1979, from 7 to 10 PM at Jabour's Electronic City, 345 Fountain St, Pawtucket RI. For more information, write POB 599, Bristol RI 02809 or call (401) 253-5450.

User Notes for 6502 Owners

KIM-1/6502 User Notes is getting a facelift and will now be called *User Notes: 6502.* It will continue as a bimonthly publication but will be expanded to 24 pages. In addition to the KIM, the *Notes* will support VIM and AIM systems as well as others. The new subscription rates will be \$13 for six double issues mailed first class and to Canada and \$19 for six double issues air mailed overseas. The new address is POB 33093, N Royalton OH 44133.

PACS Publishes Data Bus

The Data Bus is the monthly publication of the Philadelphia Area Computer Society (PACS). Its 16 pages contain a variety of information, including regular features such as meeting news, PET shop, editorial, classified and such articles as "Computers for Kids" and "Software/Courseware Exchange for UCSD Pascal." This organization was formed for the purpose of education and intercommunication of computer users in the greater Philadelphia area and to inform the general public about computer technology and its implications for the future. Dues are \$10 per year for regular membership and \$5 per year for students. Both memberships include a subscription to The Data Bus and participation in group purchase programs and club projects, as well as borrowing privileges in the society's software and literature libraries. PACS meetings are held in the LaSalle College science building. For more information, call the club's hotline at (215) 925-5264.

New York Amateur Computer Club

The New York Amateur Computer Club, which just celebrated its third birthday, is an organization formed to promote the free exchange of information about computers for personal use and to encourage fellowship among those interested in computing. General meetings are held once a month, normally on the second Thursday, Several user groups consisting of club members with specialized interests also meet on a monthly basis. Club dues are \$10 per year which includes a well-compiled and informative newsletter. For more information about this group, write to the club at POB 106, Church St Station, New York NY 10007.

Microcomputer Owner's Society

Jim Brown of Elyria OH has notified us of the formation of the Microcomputer Owner's Society. They meet every fourth Sunday at 1 PM. For more specific information, contact Jim Brown, POB 474, Elvria OH 44035.

Computation-Integalor Users Group

The Compucolor-Intecolor Users Group has announced that it will start making programs available to members without the donation of a program. Club members may now order programs from the club's library of over 300 programs for as little as \$2 each, plus a disk and handling charge of \$20 for the first disk and \$15 for each subsequent disk ordered at the same time. Those donating an acceptable program will receive five or six programs back at no charge. Membership to the group is \$25 or \$10 with the submission of an acceptable article for publication in the group's bulletin or a program to the library. Those wishing to join should write to Compucolor-Intecolor Users Group, 5250 Van Nuys Blvd, Van Nuys CA 91401.

Tulsa Computer Society Sponsors Apple User Group

The Tulsa Computer Society (TCS) meets the last Tuesday of every month at 7:30 PM. The meeting place is the Tulsa Vocational-Technical School seminar room at 3420 E Memorial Dr. The Apple User Group meets the second Tuesday of the month at High Technology of Tulsa. All users of Apple II computers and interested individuals are invited to attend. Membership in TCS is \$6 annually and includes a 1 year subscription to their newsletter, The I/O Port. Address all correspondence to The Tulsa Computer Society, POB 1133, Tulsa OK 74101.

Attention: Rochester NY Computerists

According to the most recent edition of Memory Pages, the official magazine of the Rochester Area Microcomputer Society (RAMS), the club is into its third year and has over 150 members with diverse backgrounds in the field of computing. RAMS is the local focus of personal computing in the Rochester area, as evidenced by the ACM and IEEE joining them for joint meetings on personal computing. It is the club's aim to provide its members with exposure to ideas and contact with individuals with similar interests. If you are interested, attend one of their meetings on the second Thursday of each month at 7:30 PM in room 1030, Gleason Building Engineering), Rochester Institute 1#7 of Technology, Rochester NY. The address for RAMS is POB D, Rochester NY 14609.



Stop reading about computers and get your hands on one? With ELF 11 and our new *Short Course* by Tom Pittman, you can master computers in no time at all! ELF 11 demonstrates all 91 master computers in no time it all ELF 11 demonstrates all 9 commands an RCA 1802 can execute and the Short Course quickly teaches you how to use each of the 1802's capabilities. ELF 11's video output lets you display an alphanumeric readout or graphics on any TV sereen or video monitor plus enjoy the latest video games, including an exciting new target/missile gun game that was specifically developed for ELF 11.

But that's not all. Once you've mastered computer funda-mentals, ELF II can give you POWER with add-ons that are among the most advanced found unywhere. No wonder IEEE chapters plus hundreds of universities and major corporations have chosen the ELF II to introduce their students and personnel to microprocessor computing!

Learn The Skill That May Soon Be Far More Important Than Your College Degree!

More important Than Your College Degree! The ability to use a computer may scon be more important to your earning power than a college degree. Without a knowl-edge of computers, you are always in the mercy of others when it comes to solving highly complex business, engineering, in-dustrial and scientific problems. People who understand com-puters can command MONEY and to get in on the action, you must learn computers. Otherwise you'll be left behind.

ELF II Is The F-A-S-T Way To Learn Computer Fundamentals

Computer Fundamentals! Regardless of how minimal your computer background is now, you can learn to program a computer in almost no time at all. That's because Netronics has developed a special Short Course on Microprocessor And Computer Programming in non-technical language that lends you through every one of the RCA COSMAC 1802's capabilities so you'll understand everything ELF 11 can do...and how to get ELF 11 to do it! All 91 commands that an 1802 can execute are explained to you, step-by-step. The text, written for Netronics by Tom Pittman, is a tremendous advance over every other program-ming book in print.

ming book in print.

ming book in print. Keyed specifically to the ELF 11, it's loaded with "hands on" illustrations. When you're finished, ELF 11 and the 1802 will no longer hold any mysteries to you. In fact, not only will you be able to use a personal computer creatively, you'll also be able to read magazines such as BYTE...INTERFACE AGE...POPULAR ELEC-TRONICS and PERSONAL COMPUTING and under-stand the articles. If you work with lunge computer. ELE 11 and our churt

If you work with large computers, ELF II and our short Course will help you to understand what makes them tick.

A Dynamite Package For Just \$99.95!

With ELF II, you learn to use machine language-the funda-mental language of all computers. Higher level languages such the coupon below! -SEND TODAY! -

NOW AVAILABLE FOR ELF !!- Tem Pittman's Short Course On Mi-□ Tom Pittman's Short Course On an-croprocessor & Computer Programm-ing teaches you just about everything there is to know about ELF 11 or any RCA 1802 computer. Written in non-technical language, it's a learning breakthrough for engineers and laymen aike ≤ € Minostnaid alike. \$5.00 postpaid! Deluxe metal cabinet with plexiglas State inclusion capital capital with plexiglas dust cover for ELF II, \$29.95 plus \$2.50 p&h. \$2.50 p&h. □ ELF 11 connects to the video input of your TV set. If you prefer to use your antenna terminals, order RF Modulator, \$8.95 postpaid. □ GIANT BOARD¹⁶ kit with cassette UO, RS 232-CTTY UO, 8-bit P I/O, decoders for 14 separate I/O instruc-tions and a system monitor/editor, \$39.95 plus \$2 p&h. ■ Klung (Poptalymp) Board preents up. Kinge (Prototype) Board accepts up to 36 IC's. \$17.00 plus \$1 p&h.

□ 4k Static RAM kit. Addressable to any 4k page to 64k, \$89.95 plus \$3 p&b. □ Gold plated 86-pin connectors (one required for each plug-in board). \$5.70 postnaid.

postpaid. Professional ASCII Keyboard kit with 128 ASCII upper/lower case set, 96 printable characters, onboard regu-lator, parity, logic selection and choice of 4 handshaking signals to mate with almost any computer. \$64.95 plus \$2 o&b p&h.

Circle 280 on inquiry card.

as FORTRAN and BASIC must be translated into machine language before a computer can understand them. With ELF If you build a solid foundation in computers so you'll really know what you're doing, no matter how complicated things

HOBBYISTS! ENGINEERS! TECHNICIANS! STUDENTS!

Video output also makes ELF II unique among computers Video output also makes Attached to your TV set, ELF II selling for such a low price. Attached to your TV set, ELF 11 becomes a fabulous home entertainment center. It's capable of providing endless hours of fun for both adults and children of

providing endless hours of fun for both adults and children of all ages! ELF II can create graphics, alphanumeric displays and fantastic video games. No additional hardware is required to connect ELF II to your TV's video input. If you prefer to connect ELF II to your antenna terminals instead, simply use a low cost RF modulator (to order one, see coupon below). ELF II's 5-card expansion bus (connectors not included) allows you to expand ELF II as your needs for power grows. If you're an engineer or hobbiest, you can also use ELF II as a counter, alarm, lock, thermostat. timer or telephone dialer, or for countess other applications. for countless other applications.

ELF II Explodes Into A Glant!

ELF II Explodes Into A Glant! Thanks to ongoing work by RCA and Netronics, ELF II add-ons are among the most advanced anywhere. Plug in the GIANT BOARD^{3*} and you can record and play back programs, edit and debug programs. communicate with remote devices and make things happen in the outside world. Add Kluge Board to get ELF II to solve special problems such as operating a more complex alarm system or controlling a printing press. Add 4k RAM board and you can write longer programs, store more information and solve more sophisticated problems. Expanded, ELF II is perfect for engineering, business, industrial, scientific and personal finance applications. No other small computer anywhere near ELF II's low price is backed by such an extensive research and development pro-gram.

backed by such an extensive research and development pro-gram. The ELF-BUG'⁴ Monitor is an extremely recent break-through that lets you debug programs with lightening speed because the key to debugging is to know what's inside the registers of the microprocessor and, instead of single stepping brough your program, the ELF-BUG³⁸ Monitor, utilizing break points, lets you display the entire contents of the regis-ters on your TV screen at any point in your program. You find out immediately what's going on and can make any necessary changes. Programming is further simplified by displaying 24 bytes of RAM with full address, blinking cursor and auto scrolling. A must for serious programmers! Netronics will soon be introducing the ELF II Color Graphles & Music System—more breakthroughs that ELF II owners will be the first to enjoy!

Now BASIC Makes Programming ELF II Even Easter!

Like all computers, ELF 11 understands only "machine language"—the language computers use to talk to each other. But, to make life easier for you, we've developed an ELF II Tiny BASIC. It talks to ELF 11 in machine language for you so that you can program ELF 11 with simple words that can be typed out on a keyboard such as PRINT, RUN and LOAD.

"Ask Now What Your Computer Can Do... But What Can It Do For YOU!"

But What Can it Do For YOU!" Don't be trapped into buying a dinosaur simply because you can afford it and it's big. ELF 11 is more useful and more fun than "big name" computers that cost a lot more money. With ELF 11, you learn to write and run your own programs. You're never reduced to being a more keypunch operator, working blindly with someone else's predeveloped software. No matter what your specialty is, owning a computer which you really know how to use is sure to make you a leader. ELF 11 is the fastest way there is to get into computers. Order from the couron below!

D Deluxe metal cabinet for ASCII Keyboard, \$19.95 plus \$2.50 p&h. Netronics R&D Ltd., Dept. 0000 333 Litchfield Road. Phone Keyboard, **\$19**,95 plus **\$2**,50 p&h. □ ELF 11 Tiny **BASiC** on cassette tape. Commands include SAVE, LOAD, ±, ×, -(), 26 variables A-Z, LET, IFTHEN, INPUT, PRINT, GO TO, GO SUB, RETURN, END, REM, CLEAR, LIST, RUN, PLOT, PEEK, POKE. Comes fully docu-mented and includes alphanumeric concervity required to display alphanumeric New Milford, CT 06776 (203) 354-9375 Yest I want to run programs at home and have enclosed: \$99.95 plus \$3 postage & handling for RCA COSMAC ELF II hill, □ \$4.95 for power supply (required), □ \$5 for RCA 1802 User's Manual, □ \$5 for Short Course on Microprocessor & Computer Programming. generator required to display al-phanumeric characters directly on your TV screen without additional hard-I want mine wired and tested with power supply, RCA 1802 User's Manual and Short Course included for just \$149.95 plus \$3 p&h! ware. Also plays tick-tack-toe plus a drawing game that uses ELF 11's hex heyboard as a joystick, 4k memory re-quired, \$14.95 postpaid. I am also enclosing payment (including postage & handling) for the items chacked at the left. Tom Pittman's Short Course on Tiny BASIC for ELF II, \$5 postpaid. at the tert. Total Enclosed (Conn. res. add tax) S_____ Check here if you are enclosing Money Order or Cashier's Check to expedite shipment. USE YOUR UVISA UMaster Charge Expansion Power Supply (required when adding 4k RAM). \$34.95 plus \$2 p&h. □ ELF-BUG¹⁴ Deluxe System Monitor Contrast of all registers on your TV at any point in your program. Also dis-plays 24 bytes of memory with full ad-dresses, blinking cursor and auto scroll-ing. A must for the serious program-mert **\$14.95** postpaid. (Interbank # Account # Signature. Exp. Date. PHONE ORDERS ACCEPTED (203) 354-1375 Print

Name Coming Soan: A-D, D-A Converter, Light Pen, Controller Board, Color Graphics & Music System...and Address City _ .Zip State

Call or write for wired prices! DEALER INQUIRIES INVITED

BYTE's Bits


Attention: ACM Members and Students of Computing History

The editors and editorial board of the Annals of the History of Computing are currently soliciting articles for this new quarterly periodical. The Annals will be published beginning in July 1979 by the American Federation of Information Processing Societies Inc (AFIPS). The publication will focus on the history of computing by including contributions from individuals who participated in, or witnessed, the events and decisions which have shaped the present computing environment.

In addition to formal articles, individuals are invited to submit short anecdotes or personal recollections, commentaries on collections of private letters considered historically relevant, descriptions of current historical projects, articles on the influence of societal factors on the development of computing, reports of significant successes and failures in the computing field, and annotated bibliographies of relevant publications. Coverage will center on events and developments that occurred at least 15 years prior to the date of publication.

Prospective authors interested in submitting articles should send five copies of their contributions to Bernard A Galler, editor in chief, Annals of the History of Computing, University of Michigan, College of Literature, Science and the Arts, 2522 LSA Building, Ann Arbor MI 48109, Articles should be between 5000 and 10,000 words. Longer articles may be considered for publication in two or more parts. All contributions should be typed, and diagrams should be carefully drawn and fully labelled. Glossy photographs may be included. All cited references are to appear at the end of the paper under the heading "Notes." The notes should be typed, numbered consecutively, and consist mainly of citations. All words to be italicized should be underlined.

All articles should be accompanied by a brief biographical sketch of



Circle 4 on inquiry card.

approximately 50 words, an abstract of approximately 100 words, and a listing of appropriate *Computing Reviews* categories.

TRS-80 Memory Expansion

Owners of Radio Shack TRS-80s, take note: if you are upgrading from 4 K to 16 K of user memory and have the work done at a Radio Shack repair center, you should ask that the old 4 K memory integrated circuits be returned to you, after the new 16 K memory devices are installed. There is no additional charge, but in most cases you don't get the old memories back unless you ask.


Those owners of TRS-80 systems who buy 16 K memory kits from sources other than Radio Shack should be aware of this precaution. It is likely that Radio Shack repair centers will charge more for repairs to TRS-80s that have been modified by the user than for repairs to machines untouched internally except by the hands of the technicians at said repair centers.

Speakers Invited to Computing Festival

The Personal Computing Festival of the 1979 National Computer Conference will be at the Americana Hotel in New York City, June 5 through 7. The Festival will include three days of programs and special activities on all aspects of personal computing, with emphasis on the applications people have for their own computers. Individuals interested in presenting a paper, giving a talk, organizing a panel, or delivering a tutorial should send a letter of intent as soon as possible, but no later than February 1 1979, to Jay P Lucas, 3409 Saylor Pl, Alexandria VA 22304. The letter of intent should include an abstract and a brief biography. Papers presented during the festival program will be published. Potential authors will be mailed a festival author's kit, which contains instructions and necessary materials for preparing papers in camera ready format. Papers submitted for consideration must be received by March 15 1979, in the specified camera ready format. Papers will be reviewed and authors will be notified by May 1 1979 regarding acceptance. Session leaders should submit a brief abstract describing either the scope of the proposed session or the tentative title of the presentation by February 1 1979. The prospective organizer should submit a list of proposed participants, their affiliations, and a brief biography of each.

On the Eight Queens Problem

When Terry Smith bypassed the permutations of digits method of "Solving the Eight Queens Problem" (October 1978 BYTE, page 122) because calculating the permutations of the



Circle 213 on inquiry card.

The ACCELEWRITER doubles the LA36 Decwriter's speed from 30 to 60 CPS. The ACCELEWRITER is a small molded module which plugs into the printer's logic board.

The ACCELEWRITER enables the Decwriter to print at its "catch-up' speed of 60 CPS all of the time. You must be able to program fill characters into the data stream after carriage returns.

Easy installation and easy reconversion, if ever desired. Compatible with standard Decwriter option boards. Full one-year warranty. Only \$95.00.

Please write or phone. Illinois residents add 5% sales tax.

Available NOW from

LARKS ELECTRONICS & DATA P. O. Box 22 Skokie, Illinois 60077 (312) 677-6080

COMPUTER MART of NEW HAMPSHIRE, Inc.	
AND PERSONAL COMPUTERS	
Fraturing: DATA GENERAL microNOVA® XITAN GENERAL APPLE II S-100 Bus Products SOFTWARE currently available: AR, GL, AP, Inv., Payroll, Word Processing, and Dental Office Manager.	
170 Main Street Nashua, NH 03060 603/883-2386 microNOVA® is a registered trademark of Data General Corp	
Circle 76 on inquiry card.	
CANADIANS	
Announcing	
HAMILTON LOGIC	
-	
SYSTEMS	
SYSTEMS Specializing in logic devices, microprocessors, memorys, TTL, Cmos, etc.	

Circle 157 on inquiry card.

NORTH STAR PAYROLL PACKAGE

- ☆ Salary, hourly or commission
 ☆ Any number of pay periods per
- year Hash coding allows faster file accessing
- ☆ Multiple companies on one disk
 ☆ New tax rates are easily entered
- as data statements Simple to use - minimum oper-
- ators response Selective printouts for employee information i.e. last pay, MTD, QTD, YTD, addresses, W-2, etc...

Unconditionally guaranteed. Can be returned for refund if not satisfied.

North Star disk - \$75.00

Potter's Programs

22444 Lakeland St. Clair Shores, MI 48081 (313) 573-8000

PET SCHEMATICS Another First From "PET-SHACK".

For anly \$24.95 you get:

24" x 30" schemetic of the CPU board, plus oversized schemetics of the Video Monitor and Tape Recorder, plus commeter Parts Layout-all Accurately and Painstakingly drawn to the Minutest detail.

PET ROM ROUTINES

Another Breakthrough From "PET-SHACK". Complete Assembly Listings of all 7 RDMs, plus identi-

fied subroutine entry points; Video Monitor, Keyboerd Routine, Tepe Record and Pleyback Routine, Real Time Clock, etc.


To entice you we are also including our own Machine Language Monitor program for your PET using the keyboard and video displey. All this for only \$19.85. S.A.TISFACTION GUARANTEED.

You can have the Monitor program on cassette for only \$9.95 extra.

Send check, maney order, or Master Charge or VISA number and expiration date to:

PET-SHACK Software House Marketing and Research Co. P. O. Box 966 Mishawaka, IN 46544

Circle 303 on inquiry card.



Circle 73 on inquiry card.

PASCAL \$2995 COMPUTER
Call (714) 979-9920 MONTHLY SPECIALS • Floppy Kit SA 801 lloppy (8") & disk cont. kit (5*100) • Add On Floppy Drives SA 400 min floppy
(IBM comp) \$3.99 4" Diskettes \$3.39 16k RAM chips \$9.75 Pwr Supply cabinet (mini floppy) \$79 Pwr Supply cabinet (floppy) \$25
COMPUTER INTERFACE TECHNOLOGY Peripheral Products Division 2080 South Grand, Grand Centre, Santa Ana, CA 92703

Circle 74 on inquiry card.

The Rothenberg

INTEGRATED FINANCIAL **SYSTEM**

under.

 CP/M^*

- GENERAL LEDGER
- ACCOUNTS RECEIVABLE
- ACCOUNTS PAYABLE
- PAYROLL .
- INVENTORY CONTROL

Easy to use, self-guided. You don't have to be a CPA!

Price: \$500 each Complete manuals: \$8 each Immediate Delivery Requires only 32K system

Requires CBASIC**

Prepaid or COD only

Send CP/M serial # with each order

Also available: **Complete Legal Billing System** Only \$1995. Manual \$8.



260 Sheridan Avenue Palo Alto, CA 94306 (415) 324-8850

*CP/M is a trademark of Digital Research **Add \$100 if CBASIC is also needed

Circle 328 on inquiry card.

digits from 1 to 8 seemed too difficult, I took it as an interesting problem in itself. At first I doubted that BASIC was fast enough, but as it turned out I received a permutation every second or so using Micropolis BASIC on a SOL 20. That encouraged me to complete the eight Queens problem.

My first solution appeared in less than a minute and a half. That's a lot faster than the 20 minutes Terry Smith waited! The last of the 92 solutions came out 27 minutes from the start of the run.

The line numbers in listing 1 which are multiples of 10 are the permutation program. The rest were added to screen out the diagonal attacks. The AND or OR operators operate on each bit independently, as in machine code. Thanks for an interesting couple of hours.

Also, I am following the Pascal articles and may implement the current series, although it's too bad the data types could not be implemented. I also wish I had some idea of their speed.

> Richard Greenlaw 251 Colony Ct Gahanna OH 43230

Listing 1:

```
10 REM PROGRAM TO CALCULATE CHESS BOARD POSITIONS FOR 8 QUEENS
12 REM WITH NO ATTACKS ANYWHERE.
15 REM BY RICHARD GREENLAW 10/7/78
20 REM TESTS PERMUTATION METHOD MENTIONED BUT NOT USED BY
22 REM TERRY SMITH IN 10/78 BYTE
 28 REM D VARIABLES ARE VERTICAL POSITIONS IN EACH COLUMN
30 REM F VARIABLES ARE FLAGS REPRESENTING THE DIGIT USED
 32 REM U VARIABLES COMBINE FLAGS FOR ALL DIGITS USED SO FAR
100 FOR D1=1 TO 8
             U1=21D1
FOR D2=1 TO 8
 110
 120
                CH D2=1108
F2=21D2
IF (F2 AND U1)<>0 THEN 970
IF D2=D1+1 OR D2=D1-1 THEN 970
U2=F2 OR U1
FOR D3=1 TO 8
F3=21D3
IF (F2 AND U2)<0 THEN 050
  130
 140
 145
150
 160
170
  180
185
                    IF (F3 AND U2)<>0 THEN 960
IF D3=D2+1 OR D3=D2~1 OR D3=D1+2 OR D3=D1-2 THEN 960
 190
200
                     U3=F3 OR U2
FOR D4=1 TO 8
                        64-2104
FF (F4 AND U3)<>0 THEN 950
IF D4=D3+1 OR D4=D3-1 OR D4=D2+2 OR D4=D2-2 THEN 950
IF D4=D1+3 OR D4=D1-3 THEN 950
 210
220
 225
226
 230
240
                         114=E4 OR 113
                        U4=F4 DR U3
FOR D5=1 TO 8
F5=2105
IF (F5 AND U4)<>0 THEN 940
IF D5=D4+1 OR D5=D4-1 OR D5=D3+2 OR D5=D3-2 THEN 940
IF D5=D2+3 OR D5=D2-1 OR D5=D1+4 OR D5=D1-4 THEN 940
U5=F5 OR U4
ED9 D0: 4 TO 2
 250
260
262
  264
 270
280
                            FOR D6=1 TO 8
                              CR D0-1 10 B

F6=2106

IF [F6 AND U5]<>0 THEN 930

↓F D6=D5+1 0R D6=D5-1 0R D6=D4+2 0R D6=D4-2 THEN 930

↓F D6=D1+3 0R D6=D3-3 0R D6=D2+4 0R D6=D2-4 THEN 930

↓F D6=D1+5 0R D6=D1-5 THEN 930
 290
300
 302
304
 306
  310
                                 U6=F6 OR U5
                               UG=F5 DR U5
FOR D7=1 TO 8
F7=21D7
IF IF7 AND U61<>0 THEN 920
IF D7=D6+1 OR D7=D6-1 OR D7=D5+2 OR D7=D5-2 THEN 920
IF D7=D6+3 OR D7=D4-3 OR D7=D3+4 OR D7=D3-4 THEN 920
IF D7=D4+3 OR D7=D4-3 OR D7=D3+4 OR D7=D3-4 THEN 920
 320
 330
340
 342
344
                                   IF D7=D2+5 OR D7=D2=5 OR D7=D1+6 OR D7=D1=6 THEN 920
U7=F7 OR U6
 346
350
                                  U7=F7 OR U6
FOR D8=1 TO 8
F8=21D8
IF IF8 AND U7)<>0 THEN 910
IF D8=D7+1 OR D8=D7-1 OR D8=D6+2 OR D8=D6-2 THEN 910
IF D8=D5+3 OR D8=D5-3 OR D8=D4+4 OR D8=D4-4 THEN 910
IF D8=D5+3 OR D8=D3-5 OR D8=D2+6 OR D8=D2-6 THEN 910
IF D8=D1+7 OR D8=D1-7 THEN 910
 360
370
 380
 382
 384
  386
 387

        387
        IP D8=0177 OR D8=01

        500
        PRINT D1;D2;D3;D4;D5;D6;D7;D8

        910
        NEXT D8

        920
        NEXT D7

        930
        NEXT D6

             NEXT D5
NEXT D4
NEXT D3
NEXT D2
 940
 950
 960
 970
 980 NEXT D1
READY
 RUN
                8
8
4
          5
6
7
7
                                           2
2
5
6
    1
                        63
                               37
                                      7424
    1
                                                   533543
                        ŏ
                               82
                 5
                        8
           4
                 6
7
7
                        8
                               3
                                            7
6
    222222223333
          5
5
                                     8
                        4
                                      ž
                                             6
                        7
3
6
          6
                                            3
7
1
                 1
                               4
1
                                      8
4
                                                    5
5
4
          6777
                 83
                               8
                                      5452
                 5
                        8
1
                                            6
7
                                                   3
4
           8
                 67
           1
                        5
                               8
                                            4
                                                    6
6
                 227
                                     742714
                              6
                                            7
          5
5
                        814577
                                             8
2
7
8
                                                    6
          5666
    3333
                 8222
                               1815
                                                    6
4
                                                    5
4
                                             g
```

Call for Papers for SIGPLAN Symposium on Compiler Construction

The SIGPLAN Symposium on Compiler Construction which is scheduled for August 8 through 10 in Boulder CO has issued a call for papers. The symposium will consider compiler construction methods and construction experience. The emphasis will be less on theoretical methods and more on techniques applied to real compilers. Especially welcome are papers on the application of theoretical methods and practices to practical compilers. Some typical topics of interest are: code generation techniques; compiler generation for particular languages, language constructs, or system architectures; compiler portability and bootstrapping; compiler testing and verification; code optimization and its practical effect; measuring and achieving compile time and execution time efficiency. 6 copies of a summary (not a complete paper) should be sent to the program chairman Dr Stephen C Johnson, room 2C-559, Bell Telephone Laboratories, 600 Mountain Av, Murray Hill NJ 07974. Summaries should not indicate author name and address. This information should appear only in a cover letter to the chairman. Summaries should explain what is new and interesting about the work and what has actually been accomplished. February 1 1979 is the deadline for submission of summaries.

National Computer Tournament for the Prisoner's Dilemma

Looking for a challenging project for your strategic instincts and your programming skills? This computer tournament may be for you. There is no charge to enter.

The tournament is based on a nifty little game called the Prisoner's Dilemma. In the Prisoner's Dilemma there are two players. Unlike most games, such as chess, the two players are not in total conflict. In fact, both can do well or both can do poorly.

Here is how the tournament works. The game will be played for an average of 200 moves, and in each move, each player can choose either to cooperate or to defect. If both cooperate, both do well. But if one defects while the other cooperates, the defecting player gets his highest payoff, and the cooperating player gets taken for a sucker and gets his lowest payoff. The catch is that if both defect, both do poorly.

The precise payoffs in the tournament for a given move are three points each if both cooperate; five points to a player who defects while the other cooperates, with zero points to the sucker; and one point each if both defect. The score of a player in a single game is his or her total over all the moves.

To win the tournament you have to get the highest total score summed over all the games you play. Therefore your object is to get a good score in each separate game, but *not necessarily* to get a better score than the player with whom you are currently playing.

To join the computer tournament you submit a program written in BASIC or FORTRAN IV which will be a decision rule for the selection of the cooperative or the defecting choice at each move. The decision rule may be based on the history of the game so far. For example, a simple and quite effective decision rule is *Tit For Tat:* cooperate on the first move, and then do exactly what the other player did on the previous move. Quite sophisticated decision rules can be written in as little as 25 lines.

This tournament is part of a research project to understand the nature of skillful performance in a 2 sided environment which is partially cooperative and partially competitive. Each person who completes an entry will receive a report describing the results of the tournament. The winner will receive a handsome engraved trophy.

To get further details on the tournament, write to Prof Robert Axelrod, Institute of Public Policy Studies, The University of Michigan, 506 E Liberty St, Ann Arbor MI 48104.

Using a Calculator to Perform Hexadecimal Addition and Subtraction

This helpful hint to anyone analyzing hexadecimal programming and memory dumps comes from the NCR Century Systems Software volume 4, issue 2, by NCR analyst Robert C Moler.

If you do not have a Texas Instruments hexadecimal calculator and work with hexadecimal numbers, you only need to remember the number 84.

Here is how it is done. Allow two decimal places for each hexadecimal character and assign the values as follows: 0=00, 1=01, 2=02, 3=03, 4=04, 5=05, 6=06, 7=07, 8=08, 9=09, A=10, B=11, C=12, D=13, E=14, F=15.

During addition, when the sum of two decimal representations of hexadecimal numbers exceeds 15 (F), add 84 to it to perform the carry to the next place.

Example:

Hexadecimal Number			Ke	ybo	ard	
1B4D		01	11	04	13	
+1C85	+	01	12	08	05	
37D2		02	23	12	18	
	+				84	
		02	23	13	02	
	+		84	00	00	
		03	07	13	02	= 37D2

For subtraction, when a borrow is made from the next higher place the result is in the range of 85 to 99. The result is corrected by subtracting 84 from that place. Using the preceding example, subtracting 1C85 from 37D2:

		03	07	13	02		
-	-	01	12	08	05		
		01	95	04	97		
-	-				84		
		01	95	04	13		
_	-		84	00	00		
		01	11	04	13	= 1	B4D

Although the limitation is four digits on my 8 digit calculator, I still find this method helpful when digging through a

hexadecimal dump.

Harold Pritchard 1801 Oxford St N St Petersburg FL 33710■

Now Any IBM SELECTRIC[®] can be interfaced to Any micro computer

- Unique mechanical design fits on to any style SELECTRIC[®] without modification to the typewriter
- Compatible with S-100 bus; RS232, Parallel and IEEE-488 ports
- Use your typewriter as a high quality output printer with TRS-80, Apple, PET, Sorcerer, Horizon, etc., etc.

Prices:* S-100 Parallel

Paralle
RS232

\$496.00 \$525.00 \$549.00 \$560.00

IEEE-488 \$50 *Prices valid in USA only



2

3

Escon Products, Inc. 171 Mayhew Way, Suite 204, Pleasant Hill, CA 94523 (415) 935-4590

NORTH STAR * DISK OWNERS

THE MOST COST-EFFECTIVE MACHINE LANGUAGE DEVELOPMENT SYSTEMS AVAILABLE THE XL-8080 & XL-280 SYSTEMS

EDITOR ** Create & modily source listings using 15 powerful commands. Provides string search/replacement, auto-line numbering, multi-disk file storage, automatic memory management, built-in tab, printer listings and much more. Also, a North Star-compatable line editor provides rapid line edit capability

ASSEMBLER ** Processes source listings directly from disk and optionally stores binary code in memory or on disk Features multi-disk/file processing, multi-length tabels, symbol table listing, console or printer output, etc..Allows any size program (source or code) to be processed!

DISASSEMBLER ** Processes an object life on disk and produces source file listings both on a second disk life and on the console or printer.

MAXIMIZES DISK CAPABILITY

"USES EXISTING DOS USER I/O ROUTINES "REQUIRES LESS THAN 16K MEMORY TO OPERATE

XL-ZP/M SYSTEM (Z80 Assembler for CP/M) \$59.95

Available at your local computer store or by sending check or money order to.



166 January 1979 © BYTE Publications Inc.

Continued from page 10

tive), but the statement]:0 returns to the start of the program rather than to the last accept.

Also, two simple changes can save one level of nesting each:

004A 7E E1AC JIN JMP INEEE 004E 7E E1D1 JOUT JMP OUTEEE.

All of the above are simple modifications, but I rewrote the whole program to optimize it by using RAM in the STACK area for LOC, CHR and FLG, while deleting LST.

I am sorry to propose these modifications only in MOTOROLA M6800 format but I am sure that anyone using the 8080 can work it out on their own, Keep up the good work for 6800 experimenters.

> A De Longchamp 7600 Rousselot, Apt 6 Montreal, Quebec CANADA H2E 1Z3

A TIMELY MODIFICATION TO KIMER

We attempted to run a program from Robert Baker's article "Kimer: A KIM-1 Timer" (July 1978 BYTE, page 12). We found Mr Baker's statement that the timer would run as a 12 hour clock by changing the contents of a particular address not to be true. After incrementing time at 12:59:59, the 12 hour clock goes to 00:00:00. The proper time (01:00:00) can be displayed by changing and adding the following code:

0257	C9	13			CMP	= 13
•						
025B	20	66	02		JSR	MIDD
0266 0268 026A	85	#01 FB		MIDD	LDA STA RTS	≕01 POINTH

We hope that this correction will aid others in utilizing the KIM-1 as a 12 hour digital clock for demonstrative purposes.

> Alan A Leff Donald L Boos The Standard Oil Company 3092 Broadway Av Cleveland OH 44115

GRAPHIC PRESENTATION

I found the articles by Jeffrey L Posdamer, "The Mathematics of Computer Graphics," and Joel C Hungerford, "Graphics Manipulations Using Matrices," quite interesting (see September 1978 BYTE, pages 22 and 156, respectively). I am pleased to see that computer graphics is becoming more popular and useful at all levels. The article by Posdamer was particularly interesting because it closely parallels the material

ARE YOULD UNDER STATE OF THE ST

imagination cannot help but be triggered with new uses and applications for your own computer. Over 25 technical sessions will cover such topics as: languages, education, robotics, small business applications, speech synthesis and recognition, and investment analysis. Live demonstrations of applications by individual users will enable you to see the latest per-

sonal computing realities in action. Commercial exhibits will bring you up-to-date on industry offerings in microcomputer products, systems, and services. Take full advantage of your computer by attending the NCC Personal Computing Festival at the Americana Hotel in New York City, June 4-7. For continuing information about the complete computing experience at NCC, simply fill out and return the coupon below.



Then we need you. You have developed an application to a point where your re-

sults are up to your own high personal standards. Speak to us, and the world, at the NCC '79 Personal Computing Festival. You can help your friends and colleagues take full advantage of their own computers by presenting a paper, chairing a session, or demonstrating your application. Valuable prizes will be awarded for outstanding applications demonstrations and for the best papers published in the *NCC* '79 *Personal Computing Proceedings*. Fill out the coupon below, check the box on conference participation, and we'll send you complete information. The deadline for submitting ideas and proposals is February 1, 1979. But remember...whether or not you're presently taking full advantage of your computer, there's a world of information on the very latest in personal computing awaiting you at NCC '79 in New York.

	 Please rush me information tival program sessions. I'm interested in demonstra send me details. 	ue, Montvale, N.J. 07645 on NCC '79 and its Personal C n on participating in the Person ting my own personal computing in exhibiting at the Personal Co	al Computing Fes- g application; please
1	Name	Title	
	Company Street		
	City	_State	Zip

presented in chapter 2 of our book, Mathematical Elements for Computer Graphics.

There are one or two small comments that may be of interest. Posdamer states that there are three basic transformations in two dimensions: translation, rotation, and scaling. In the sense that Posdamer is using there is of course a fourth, namely, reflection.

Hungerford's statement with respect to projected views although technically correct is confusing. In real life we see in perspective, that is, all lines converge at infinity. The projected view given by Hungerford is technically an orthographic projection. In an orthographic projection all parallel lines remain parallel. Orthographic projections are commonly used for engineering drawings. It is this type of projection that he describes.

> David F Rogers PhD Prof of Aerospace Engineering Director Computer Aided Design Interactive Graphics US Naval Academy Annapolis MD 21402

TINY PASCAL

I would like to take this opportunity to thank you for publishing the series of articles about "A 'Tiny' Pascal Compiler" (September, October and November 1978 BYTE) I have enjoyed them very much. I have considered (and am still considering) obtaining UCSD Pascal, but I do not own a disk system running CP/M. This is why I have appreciated your series of articles, since they did not require a disk system and could be easily modified for any 8080 system (I own a MECA cassette operating system). I hope you will continue having serious articles about Pascal: by this I mean articles perhaps extending Tiny Pascal's features compared with full standard Pascal and about structured programming in Pascal or Pascal-like languages; I think I have seen enough articles in all the personal computing magazines lately comparing the virtues and vices of Pascal vs BASIC and the like.

> Harvey E Hahn 14 N Highview Addison IL 60101

CHESS 4.6 DEFEATED?

In reference to Norman Whaland's article "A Computer Chess Tutorial" (October 1978 BYTE, page 168): Chess 4.6 proved its weakness when it lost to Duchess at the Jerusalem Conference on Information Technology Computer Chess Tournament on August 6 thru 9 1978. Chess 4.6 resigned after 59 moves (copies of that game are available upon request along with a self-addressed stamped envelope). Duchess had a clear lead well into midgame, but played

Add-In Associative Memory for the S-100 bus

Discussed and dreamed about by computer scientists for years, Content-Addressable Memory (CAM) is now here at an affordable price. CAMs have been so costly to build that few have actually been produced. Now Semionics has developed a simplified design, lowering the cost by two orders of magnitude. This new memory is called Recognition Memory (REM), since (like the human brain) it can recognize words, patterns, etc.

Adding a REM board to an ordinary microcomputer converts it into a very powerful machine known as a Content-Addressable Parallel Processor (CAPP).

Features:

4K bytes per board Static – no refresh needed Can be used as ordinary RAM

or as CAM RAM access time: 200 ns CAM access time: 4 µs

Multiwrite—writing into multiple locations with one instruction Masking—for individual bit access

Multiple REM boards accessed in parallel

Adds 17 associative memory functions to instruction set of Z-80 or 8080.

Applications:


Pattern Recognition • Information Retrieval • Compiling & Interpreting • Natural Language Processing • Code Compression • Artificial Intelligence

Price: \$325

4K firmware package of REM routines: \$80

SEMIONICS

41 Tunnel Road • Berkeley •CA 94705 (415) 548-2400



rather aimlessly, picking off Chess 4.6's pieces one at a time and leaving a lone King to resign. The final standings were as follows:

1. Duchess	3 points
2. Chess 4.6	2 points
3. Chaos	2 points
4. Ostrich	1 point
5. Tell	1 point
6. BS '66 '76	0 points

In addition, I have a program written in Pascal to solve the 8 Queens problem. It was run on the Hebrew University computer (CDC 64000) with the original Pascal compiler: ETH Zurich (Release 2). The program works recursively and contains more comments than actual coding to make understanding easy. It too is available upon request (with 30 cents in stamps to cover shipping). Also available are a Magic Squares generator and a Life generator written in Pascal.

> Henry Nussbacher 570 Fort Washington Av New York NY 10033

HEATH BIT

I recently purchased a DECwriter (H36) for my H8 system which already included an H9 terminal. Difficulties ensued when I tried to list lower case text (such as this letter) on the H9, since it interprets ASCII code 140 thru 177 octal as 040 thru 077 octal. A remedy for this situation was published in September 1978 BYTE, page 147, by George] Frye, using an inverted bit 7 in place of bit 6 from the ASCII bus to feed the H9 character generator. Unfortunately, the method described would cause an erroneous signal to be sent to the plot mode decoder, thus making that function of the H9 useless.

Happily the fix suggested by Mr Frye need only be slightly modified in order to preserve the PLOT function and allow lower case ASCII to be displayed as upper case:

- 1. Cut the foil trace from pin 1 of IC206 to pin 22 of IC205.
- 2. Jumper from pin 10 of IC203 to pin 11 of IC219.
- 3. Jumper from pin 10 of IC219 to pin 22 of IC205.

I have made this change to my H9 and it works flawlessly. After I had completed it, however, I noticed that the inverted ASCII bit 7 signal was already available from IC203. Thus, the unused segment of the hexadecimal inverted (IC219 pins 10 and 11) need not be used, and only one jumper is needed:

- 1. Cut the foil trace from pin 1 of IC206 to pin 22 of IC205.
- 2. Jumper from pin 11 of IC203 to pin 22 of IC205.

William W Moss 1507 Riverview Ln Bradenton FL 33505 There are a number of items in "The Sky's the Limit" (November 1978 BYTE, page 48) which require clarification.

On page 50 it is stated that "some repeaters have reverse call-in capability by which the nonamateur can dial the repeater." The first part of the sentence is true. The second part is incorrect. FCC regulations do not allow a nonlicensed person to activate an amateur transmitter. It should be realized that the repeater is an amateur transmitter and is licensed.

It should be further noted that it is not legal for an amateur to directly transmit messages to a nonlicensed person; most amateurs would be reticent to do so. Third party telephone communication is a special exception. If one would monitor an amateur VHF repeater, he would find that the amateur in his car wishing to use "autopatch" first accesses the repeater (the licensed station) which is under direct supervision of control operators, also licensed. Only then does the amateur place his desired *nontoli* telephone call using Touch Tone signaling.

In response to phrases like "As radio amateurs recognize the capabilities of the microcomputer. . ." (page 50), I can only state that I know a number of radio amateurs who have been working with microcomputers before there were "home computers." I really don't feel that the radio amateur belongs in the class of the slow learner. However, I agree with the statement on page 61 that "the AMSAT OSCAR amateur radio communication satellites can provide the computer enthusiast with an operationally simple worldwide personal computing network"-but if and only if that enthusiast is also a licensed radio amateur.

To Mr Kasser I would like to add:

- 1. A review of FCC rules and regulations may be appropriate.
- If you are really interested in a multidiscipline approach (ham radio and computers)—take the time to get a license and enjoy both worlds, as many of us do.

G William Pfeiffer K0GVX 2122 Novak Av N Stillwater MN 55082

A reference is made on page 50 of the article to the activation of an amateur VHF repeater by a nonamateur computer user. This procedure is commonly known as "reverse autopatch." The Federal Communications Commission has ruled that such activation may be done only in the following way: the nonamateur dials a telephone number which rings a phone at the repeater control site. A human licensed amateur radio operator answers the call, establishes its purpose, and determines if transmission of the call is consistent with the regulations governing amateur radio operation. The repeater operator may then turn on the transmitter and allow transmission of the nonamateur's message under supervision of the amateur. The repeater operator must also keep a record of the transmission to comply with the rules of third party traffic....RS, N4ANG

HOUSE OPERATING SYSTEM

I read the editorial in the October 1978 BYTE and noted with interest the distribution of interests in your survey. Naturally, I was cheered to see home automation ranking as number two in the list, since it is precisely what I am working on.

The "House Operating System" is really a complete, general purpose power control system that can be installed in almost any reasonable environment for any desired purpose. It can deal with both on and off controls such as ordinary lights, and controls that require some parametric input, such as a digitally controlled FM tuner.

What most concerns me, however, is the human engineering of the system. It has full programming capabilities in most respects, interacts with the environment and user, and guides the user in its use.


The basic input device in the House Operating System is either a 16 button telephone—like keypad or a small alphanumeric keypad (about the size of a calculator) connected to the central computer by a pair of twisted wires. Any number of these units can be connected on a single pair. All input is echoed on video connected thru a master antenna system, enabling all televisions in the house to be output terminals. Prompting messages, etc, are also logged on this video output.

Commands in the House Operating System are mnemonic, and defined by the user. They are set up when the system is installed, and can be changed, deleted, or added at any time.

Many primitive commands come with the basic software: define a command to turn a single relay on or off, program a command string, define parameters, conditions, etc.

The system is available only as a turnkey package, but we will sell the power control boards separately. Our optoisolator board (for input), tone receiver board (for 16 button keypad decoding), and relay driver boards (power control) are bus independent, communicating through serial and parallel ports, and are thus usable on any system.

> Frank Alviani GIMIX Inc 1337 W 37th PI Chicago IL 60609■



soft as a rock



Wintek's solid 6800 software.

6800/6801 Cross Assembler	\$800
PL/W Cross Compiler	\$1400
Cross Linker	\$400
Simulator	\$800
Floating Point Math Pkg.	\$500

When you choose Wintek, you're getting software as solid as a rock. All software written in ANSI FORTRAN for 16 bit or larger computers. Also available on

For information

For information on solid software from Wintek, call or write:



Wintek Corporation 902 N. 9th St. Lafayette, IN 47904 317/742-6802

DeskTop Wonders

Some Random Games

C K Adams 12702 Shady Creek St Louis MO 63141

With the increasing number of inexpensive programmable calculators, game and entertainment programs are becoming popular.

Here are two simple entertainment programs written for the Texas Instruments model 58 or 59 programmable calculators with the master library. After entering any of the programs, always single step through the program, checking the entries against the program listing to help prevent wrong entries.

Listing 1 is the ESP program. The object of this game is to guess the number (0 or 1) that the program will come up with. The operator enters either a 0 or a 1 into the calculator, then presses D. The calculator displays its number, independent of the input. The number of correct guesses is stored in register 01 while the total number of guesses is stored in register 00.

The random number generator program of the master library is used to calculate a random number between 0 and 1. The program then rounds the number to either a 0 or 1. The steps required to generate this random number using the library program are as follows:

- 1. Call up program 15.
- 2. Enter a seed number.
- 3. Press A.
- 4. Press E to initialize the program.
- 5. Press SBR and D.MS to obtain answer.

To obtain another random number, repeat step 5. These steps are accomplished by program steps 00, 01, 03 through 05, and 12 through 15.

The guess is entered by steps 08 through 11 and is stored in register T. Steps 21 and 22 keep track of the number of guesses. Steps 23 through 25 determine if the guess is correct, and steps 26 and 27 keep track of the number of correct guesses.

To use the program:

1. Enter the program from the program listing.




When Microsoft put Level II BASIC on TRS-80, you got a glimpse of its full potential.

Now Microsoft introduces:

TRS-80 Fortran

and TRS-80 will never be the same!



Z-80 Macro Assembler, versatile Text Editor, and Linking Loader.

Circle 228 on inquiry card.

Plus

Total price: Only \$350.00

), Bellevue, WA 98004
Send me free TF	RS-80 FORTRAN ov	erview.
Send me TRS-80 ware for \$350.0		30 development soft-
Check enclosed	Master Charge	
Card Number	Exp. Date_	
Cardholder's Signatu	re	<u> </u>
Name		
Address		
City	State	Zip

Clip the coupon and ORDER NOW, or send for free overview for more details about TRS-80 FORTRAN.

TRS-80 FORTRAN is supplied on two minidiskettes and requires a 32K system with one disk drive. Dealer inquiries invited


MICROSOFT


10800 NE Eighth, Suite 819 Bellevue, WA 98004


- 2. Press RST.
- 3. Enter a seed number (between 0 and 19907).
- 4. Press A.
- 5. Enter guess (either 0 or 1).
- 6. Press D (the number calculated will then be displayed).
- Repeat steps 5 and 6 for the next guess.
- Read registers 00 and 01 to determine the number of guesses and the number of correct guesses.
- Start at step 2 to reinitialize the program.

Listing 2 is a dice game. This program allows the user to "roll two dice" and end up with two random numbers (representing the dice) between 1 and 6. The two numbers are separated by a decimal point. In this program, as with the previous program, a seed number is entered to initialize the random number generator. Entering the same seed number will result in the same sequence of numbers for the rolls of the dice. But there are over 19,000 possible combinations for the seed, so it is virtually impossible to memorize the sequence for more than a few seed numbers. Also, by letting a player other than the operator enter the seed number, the possibility of cheating is eliminated.

Program steps 1 through 14 set the limits for the random number program to 0.5 and 6.5. Steps 16 and 17 set up the loop for the roll of the dice. Steps 21 through 23 determine the value of the first die. Steps 24 through 30 round this to a whole number







and store the results. Steps 31 through 38 determine the value of the second die and round it to a whole number. Steps 39 through 46 combine the two numbers by multiplying the value of the second die by 0.1 and adding to the first value. Steps 47 and 48 loop back to display the results and wait for the next roll.

- To use the program:
- 1. Load program from program listing.

- 2. Press RST.
- 3. Enter seed number (between 0 and 19907).
- Press R/S (display will go out and then display 0).
- 5. Press D to roll the dice. The display will show the value of the two dice, separated by a period.
- 6. Press D to roll the dice again.
- 7. To reinitialize the program, return to step 2.■

Listing 2: Dice program for rolling two dice. The two dice are displayed on either side of the decimal point.

Loca	tion Keys	Commentary
00	2nd CM	Enter seed number.
01	(2nd) (PGM) (15)	Initialize random number program.
03	E, 5	Set lower limit at 0.5.
06	2nd (PGM) (15)	
08	A 6 . 5	Set upper limit at 6.5.
12	2nd (PGM) (15) (B) (0)	Zero display.
16	2nd LBL +	Set up loop.
18	(R/S)	Stop program and display results.
19		
21	(2nd) (PGM) (15) (C)	Calculate value of first die.
24	(2nd) (FIX) (0) (EE) (INV) (EE)	Round value to a whole number.
29	(STO) O	Store value of first die.
31	2nd (PGM) (15) C	Calculate value of second die.
34	(2nd) (FIX) (0) (EE) (INV) (EE)	Round value to a whole number.
39		Multiply value of second die by 0.1.
44	+ (RCL) (0) (=)	Combine first and second dice values.
47	GTO +	Loop back for next roll.



GOTOlocks and the Three Sorts


In a package program on the dump of a null allocation, there resided a very asynchronous VERB who was commonly known, in reverse Polish notation, as GOTOlocks. GOTOlocks was a virtual card hopper, a veritable TALLY-goer, a member of the MOD function, for she was continually GOTOing. Her run time was so elliptic that there was no algorithm for tracing her or her Turing machine.

"I am queried of this dump routine," she asserted. "To GOTO is Greater Than to

RETURN." And her counter was dimensioned around that password.

One day GOTOlocks multivibrated the topdown on her Turing machine, implemented her ascending key, converted her scale factor for sequential access, made a scientific notation of her default value, set her level indicator at zero, and linked out into the recursive overflow area of the installation. "I will have a real time for myself," she stated.

Soon, her Turing machine arrived at an



Gwen Hadley 520 E May, Apt 2 Las Cruces NM 88001 empty operating system which belonged to the Three Sorts. There was a Major Sort, an Intermediate Sort and a Minor Sort. The Three Sorts were just taking a structured walk-through the forest while their hash was being debugged.

GOTOlocks inputted into the Three Sorts' priority system through their OR gate and advanced to their hash table. She sampled the Major Sort's hash.

"There are too many bugs in it," she asserted. "An adder would take care of them." She correlated four bits of cyberculture into the floating point. "At least it can be upgraded by integrating a literal queuing solution," she commented.

NEXT, GOTOlocks tested the Intermediate Sort's hash. "This is too undefined," she printed. "No wonder it isn't labeled. It could be a key punch with a little binary addition." She loaded some Garbage In to it.

Then, GOTOlocks sampled the Minor Sort's hash. "What a smooth approximation!" she declared. And she simulated the entire batch.

NEXT, GOTOlocks multivibrated into the Three Sorts' mass storage. Here, she found three peripheral devices—a big peripheral device, a medium peripheral device and a tiny peripheral device.

She tried the big peripheral device. "This is too ambiguous," she stated, "I am Not Equal to it. All I need is a simple basic cycle."

She tested the medium peripheral device. "This is too digital," she commented, "and with its variable flip flopping I feel as if I am loaded. There is no use making myself Illiac."

She tried the tiny peripheral device, and it was just right. Just as she began to operate it, however, it was truncated.


Finally, GOTOlocks entered the Three Sorts' deck setup. She tried the huge source deck, but it was too dimensional. "What I need," she declared, "is something more finite."

She tried the medium source deck, but it had an embedded parenthesis in it. "This could give one a BACAIC," she stated, and moved on to the tiny source deck.

The tiny source deck was so very heuristic that GOTOlocks was soon smoothing away.

Suddenly, the Three Sorts returned from their walk-through.

"Someone has been processing my hash," asserted the Major Sort.



"Someone has been processing my hash," declared the Intermediate Sort.

"Someone has been processing my hash," iterated the Minor Sort, "and it is all simulated."

They went into their mass storage.

"Someone has operated my peripheral device," asserted the Major Sort.

"Someone has operated my peripheral device," declared the Intermediate Sort.

"Someone has operated my peripheral device," iterated the Minor Sort, "and it has been truncated."

Finally, they linked into their deck setup. "Someone has been scaling in my source deck," asserted the Major Sort.

"Someone has been scaling in my source deck," declared the Intermediate Sort.

"Someone has been scaling in my source deck," iterated the Minor Sort, "and here she is!"

With that, GOTOlocks became on line and listed through the source deck, and out through the mass storage, and through their priority system with the Sorts vibrating on her trail.

She looped off in her Turing machine, taking direct access to her dump routine. "One would conclude that I am linked to the 5th column," she stated, making a scientific notation never to go into a recursive overflow area again. Art by Lynn Irwin 717 Emery St Longmont CO 80501

Here is a little contest. suggested by the level of punmanship exemplified by this short story. To enter, simply identify each buzzword buried in this story, write a short characteristic explanation of its use and normal context, and return it to us at BYTE magazine, 70 Main Peterborough NH St. 03458, attn: GOTOlocks. But beware, some of the buzzwords we haven't even heard of.

Table 1 (opposite): Commands supported by the Micro Word Processor alona with the options available.



A Micro Word Processor

Theron Wierenga POB 2007 Holland MI 49423


"Word processor" is a term personal computer people are hearing more about lately. Just what is a word processor? Essentially, it is a computer system consisting of hardware and software that allows one to enter and store text and have it printed back upon command. Additional features let the user edit and manipulate the text in various ways. The copy printed back to the user may be as entered or it may be right margin justified, meaning that the lines of text are adjusted so they line up on the right side (the text of this article is both right and left justified). Various line widths are usually possible. Page numbers and headings may be automatically added to the text, and indices and tables of contents may be generated using key words.

If you type a 20 page report, you will probably make some errors. The report may have to be retyped several times before the final copy is acceptable. With a word processing system, only the errors and

changes would have to be retyped into the system - a great timesaver if the text is lengthy.

The typical microcomputer hardware for such a system might consist of a mainframe computer, 32 K bytes of memory, dual floppy disks, and a printer with proportional spacing and upper and lowercase type. A video terminal is also a useful addition for entering and editing text. The cost of such a system can run from \$7000 to \$12,000, Many businesses are finding such word processing systems to be valuable assets to their staffs, and well worth the investment. This is especially true if much of the hardware is already available and being used on such tasks as payroll and accounting. But what about the person who would just like to produce a few form letters or multiple copies of a computer club newsletter? And what about those of us who don't type well? Wouldn't it be nice to have a word processor that allows us to correct the

EXORciser Users: We've got your memory.



The RANK 68MX16 features:

- 16384 bytes of fully static MOS memory in 4K byte arrays. TMS 4044 memory chips with 450ns maximum
- access time. Plug-in compatible with Motorola's EXORciser*,
- Micromodules* and D-2 Kit. Switch selectable write protect for each 4K array.
- Jumper selectable base memory address for each 4K array. Fully buffered bus interface.

- Single †5V supply. Available in 8K version same board with 8K of memory chips \$345. Not a kit fully-assembled, burned-in and tested. Full six month parts and labor warranty. Shipment: Stock to 30 days.

RANK PERIPHERALS OF CANADA LTD.

PO Box 7, Victoria Station, Montreal, P.Q. H3Z-2V8 (514) 481-5431

*Trademarks of Motorola Inc.

**Single quantity price in US funds.

Circle 231 on inquiry card.

SUMMARY OF	COMMANDS	
Command	Options Available	
C: clear file area. E: enter the editor. I: input lines. J: jump to top of monitor. L: list file as entered with line numbers.	2,3,5,6. 3,4,5,6. 1,3.	S-100 USERS
M: return end of file address in memory. P: print file as entered or justified.	1,3,6.	GIVE YOUR COMPUTER THE GIFT OF SIGHT!
Options		
	CTRL S is sent.	The Micro Works is proud to announce a Digisector® for the S-100 bus. The device that brought inexpensive video image processing to the S-50 bus is now available as an S-100 compatible video digitizer. Check these features: High resolution — a 256 X 256 picture element scan
		 Precision — 64 levels of grey scale
Listing 1: Typical session with the Mic regarding the listing are in italics.		 Speed — 2 seconds or less for full screen digitization (128 X 128) Versatility — scanning sequences
COMMAND? I sto	he land intes are input into the life. Note use of DET to ise either in (vpung.)	user programmable
>10 We hold these truths to be self-evi >12 that they are endowed by their c Creator >14 that among these are life, and the persu >16 becure these rights , governments are b >18 just powers from the consent of the gover >	it of happiness. Thallo to nstituted among men, deriving their	 Economy — a professional tool priced for the hobbyist Compatibility — you can use any processor on the S-100 bus
(08HA#D? 1 (7	le the is listed back to the uses.)	
10 We hold these truths to be self-evid 12 that they are endowed by their Creator wi 14 that among these are life, and the persui 16 secure these rights, governments are inst 18 just powers from the consent of the gover	t of happiness. That to atuted among men, deriving their	
	he word liberty is missing from line 14. The edit routine (sed to insert it.)	
that among these are life, liberty, and the >	persuit of happiness. That to	
	he tile is then printed back, using a 50 space maximum e width.)	
We hold these truths to be self-eviden all men are created (qual, that they are en by their Creator with certain inalienable r that among these are life, liberty, and the	loved	IMAGE PROCESSED BY DS-80
persuit of happiness. That to secure these rights, governments are instituted among me deriving their just powers from the consent governed.	1 _e	Applications include precision secur- ity systems, moving target indicators, computer portriature, fast to slow scan conversion for ham radio opera- tors, and salvation for a Droid in dire
	he file 's printed again using an 80 space fine. Ewo copies , requested.)	need of a wall socket. With clever soft- ware, the Digisector can read paper tape, punched cards, strip charts, bar codes, and musical scores.
We hald these truths to be self-eviden that they are endowed by their Creator with among these are life, liberty, and the pers- these rights, governments are instituted am from the consent of the governed.	certain imalienable rights, that wit of happiness. That to secure	The DS-80, like all Micro Works pro- ducts, comes fully assembled, tested and burned in, with fully commented portrait printing software. An inexpen- sive TV camera and the DS-80 are all
We hold these truths to be self-eviden that they are endowed by their Creator with moong these are life, liberty, and the pers these rights, governments are instituted am from the consent of the governed.	certain inalienable rights, that uit of happiness. That to secure	you need to see eye-to-eye with your computer! Price \$349.95. Please allow 2 weeks for delivery.

COMMAND? I THE DECLARATION OF INDEPENDENCENN >08 >

(A title is entered.)

Mastercharge and BankAmericard

P.O. Box 1110, Del Mar, CA 92014

(714) 756-2687

Listing 1 continued:

COMMAND? (* Copies(01-99)-01 Justify? N

THE DECLARATION OF INDEPENDENCENN

We hold these truths to be self-evident: that all wen are created equal, that they are endowed by their Greator with certain inalienable rights, that among these are life, liberty, and the persuit of happiness. That to secure these rights, governments are instituted among wen, deriving their just nowers from the consent of the governed.

CONNAND? P COPIES(01-99)-01 JUSTIFY? Y WIDTH(01-80)-80 (the tile is printed back justified, with an 80 space line width.)

The tite is nonred back as entired, without his numbers?

THE DECLARATION OF INDEPENDENCE

We hold these truths to be self-evident: that all men are created equal, that they are endowed by their Creator with certain inalienable rights, that among these are life, liberty, and the persuit of happiness. That to secure these rights, governments are instituted among men, deriving their just powers from the consent of the governed.

COMMAND? N 21ED

(The memory function shows the address at the end at the file. The jump function returns control to the system mantor where a memory damp of the the system. The file begins at hexadecimal 2055 and ends at besadecimal 211(1)).

mistakes as we type? When finished, our computer could type back the page to us without any errors.

The desire for such a system led me to develop my own word processor. It is designed to run on a minimal system utilizing the 8080A type microprocessor. The computer will need only a single serial input/output (IO) port, some sort of hardcopy printer, and about 4 K bytes of memory, although less could be used.

The Micro Word Processor is a machine language program that occupies 1 K bytes of memory space. It was designed to fit into a 2708 type programmable read only memory. The text typed in is stored sequentially in programmable memory. The program is line oriented to make editing easier. Various line widths can be specified when the text is printed back to the user.

The Micro Word Processor recognizes seven different commands. They are: C (clear), J (jump), I (input), E (edit), L (list), M (memory), and P (print). A summary of the commands and available options is given in table 1.

The *clear* command clears the file area making room for new text to be entered. The jump command transfers program control to the system monitor located elsewhere in memory. The input command allows lines with line numbers to be entered into the file. Regardless of the order in which lines are entered, the program will place the lines in ascending line number order. The edit routine is used to correct errors or make changes in individual lines. The line number and a key character are supplied and edit slews through a line until the character is found. Additional characters can then be entered into the line or deletions made, List dumps out the entire file with line numbers as it was entered into the system. The memory function returns the address of the last character in the file. The print routine can either type back the file as entered without the line numbers, or print it with the user specifying the maximum allowable line width. The Micro Word Processor does not right justify, but it does check to see if the next word will fit within the allowable margins. If not, it sends a carriage return and line feed to the terminal and then continues printing. A typical session using the Micro Word Processor is shown in listing 1.

The 1 K byte Micro Word Processor, written for the 8080/Z-80 and capable of being implemented in read only memory, plus further documentation, is available for \$4 postage paid from BYTE. Please use the coupon below and order BYTE document number 102.

Please send copies of B	YTE Nybble #	at \$ postpaid.	
Check Enclosed	Signature		
Bill my BAC #		Exp Date	
Bill my MC # Exp Date		Exp Date	
lame			
Street			
lity	State	Zip Code	

Programming Duickies

Single Stepping

the 8080 Processor

Charles Sharp POB 3879 Carmel CA 93921

This is a description of a routine for the 8080 processor to allow single stepping with software (see listing 1).

Often it is useful to be able to step through a program one step at a time. To do this from a software standpoint, it is necessary to have a register save area. In this way, the registers can be stored, and the processor registers are freed to allow external input/output (IO) processing.

One straightforward approach is to insert a restart byte at each point, thus generating a branch to the register save routine and back into the monitor. However, this precludes stepping through read only memory, and the user must keep in mind where the next restart is to be placed.

An alternate approach is to have a programmable memory execution area where the program is transferred, byte by byte, and then executed under controlled conditions. The program needs to know the number of bytes (one, two or three) of the op code being simulated. In the accompanying program (see listing 1), a table lookup is used to extract this information.

The code in listing 1 does not have any provision to display the register save area. Therefore, this code must be used as part of a more complete monitor system.

The basic idea is to initialize EXOP1 and EXOP2 to NOPs. A jump to RSTA is put in EXOP3. The one, two or three bytes of code is moved to EXOP EXOP1, and EXOP2. The registers are restored to their saved values and a jump is made to EXOP. Then all the registers are immediately saved by the jump to RSTA.

Then things become more interesting. What does one do about the jump, call, return and restart statements? After all, they do have some usefulness. Well, it is obvious that we cannot actually let the jump instruction go on to its original locaListing 1: A program for single stepping the 8080 processor.

	093	1FDa					
1 FDV EXCP	n.	1			RAM EXEC	UTICN A	REA
1 FL1 EXCP1 1 FE2 FXCP2 1 FC3 EXOP3	DS DS	i 1					
1FC3 EXOP3	D5	i					
1FD4 EXOP4	BS	2					
1FDE MSTCZ 1FLE FSAVE	រួរ ពទ	2			ADDRESS FLAG SAV	AND STAN	CE SAVE LOCATION
1FD9 ASAVE	DS	i			A REGIST	ER SAVE	LOCATION
1214 22482	71.14	1			C REGIST	ER SAVE	LOCATION
1 FUE BSAVE	DS	1			B FEGIST	EN SAVE	LOCATION
1FDD DSAVE	DS	1			D REGIST	ER SAVE	LOCATION
1 FLA DSAVE 1 FDD DSAVE 1 FDD DSAVE 1 FDD DSAVE 1 FLE 1 SAVE 1 FDF FSAVE 1 FLE SSAVE 1 FLE PSAVE 1 FLE PSAVE	DS .	1			L REGIST	ER SAVE	LOCATION LOCATION LOCATION LOCATION LOCATION AVE LOCATION
1FDF FSAVE	DS	1			H REGIST	ER SAVE	LOCATION
1750 SSAVE	05	5			PROGRAM	INTER DI Counter	SAVE LOCATION
MSTOR	EQU	FSAVE					
1603	090	1666					
1382	388	STEP	DAILA	210811	SET UP ST	SINCER	SALD
********	*****		********		*******	*******	
• TA31	LES USE	L TC	LOOK UP CI	RTAIN	PCCDES AI	D JUMP	SAVE LOCATION
1226 DOTEL	DE			E9	FCHL INST		
1222 00191 1617 1625 1828 1620 1221 1229 1212 1212 1212	De	20 H		2111			
1225	5.6	BETY E		52	JMF INSTI	RUCTION	BTTE
1000	DF	DB 1 1 1		CD	CALL INST	RUCTION	BTTE
1551	DW	CALTY		4711			
1288	DE Ma	11772		C9 5511	RET INST BLT INST	UCTION	BTTE
1212	D1-	#7 44 6 8 4		76	BLT INSTE	UCTION	ETTE
1213	Db	FIGL		7010			
1015 51786	D'h he	BETTP STORE		5511			
1019	Die	FRTYP		3411			
1212 1213 1213 1015 SYTEL 1017 1019 1215 1215 1215 1215 1223 1225 CLTPL 1045 CRTEL	อษ	EXCTO		CB10			
1010	Dia Dia	EXCTO		4711 CF10			
1921	DW	LICYC		CB10			
1223	DW	RSTTT		EC11			
1015 CLTPL 1045 CRTBL	D9 DP	75591:	159355915: F95ED94E(9500951	59305910: C95309500	:9 99	
*********			*******		********	******	************
4 ñE	TURN P	GINT /	IFTER SIMU	LATION	CF OPCODI	E IN RAM	AREA
1065. RETA	SHLD	LSAVE		220115	SAVE B		
10ch	STA	ASAVE		320911	TEMP SAVI	E A .	
1008	RAR	u u	0000	11	SCTATE CI	TO ACC	U-ULATOR
1267	DAD	3P	1.041	39	GET VALUE	OF ST	CL POINTER
1871	SELD	SŠAVZ		220F1F	SAVE VAL	E OF ST	ACE POINTER
1077	BAL	15185		17	RESET CY	TO PROP	ER VALUE
1877	ÎXÎ	57	LSAVE	ZIDEI	SET STACE	POINTI	E TO LSAVE
1071	21151	T		17.4	C 1 11 12 1 1 12 1		
** ·n	read	-		47.4	DAVE D-F		
1078	FUSE			(* (*	SAVE D-E		
1078 1670 1270 Fini	PUSE PUSE LXI	8 956 5F	MSTCK	(* Fo 311915	SAVE D-E SAVE R-C SAVE PSV Reset STA	ICK POIN	TER
1078 1670 1775 Fini 1840	FUSE PUSE LKI JNE	A PSU SF ISPLY	MSTCK	(* Fo 311917 C37777	SAVE D-E SAVE D-C SAVE PSV NESET STA USER DEFI	CK POIN	TER PLAY ROUTINE
1078 1070 1070 Fini 1040	FUSE PUSE LKI JYF	B PSb SF ISPLY	MS7CK	C5 F5 31151F C37777	SAVE D-E SAVE R-C SAVE PS& HESET STA USER DEFI AND LOOP	CK POIN NED DIS CONTROI	TER PLAY ROUTINE
•		511	GIE STEP	100P C3	CLE		A AREA • CUMULATOR ICL POINTER ACE POINTER PER VALUE SE TG LSAVE TER IPLAY ROUTINE
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
•		511	GIE STEP	100P C3	CLE		•
- 1365 SSTFP 1961 1966 1966 1965 1965 1964 1964 1966 1966 1966 1966	MVI STALD LXI SULD SULD LXI SULD LXI SULD SULD SULD SULD SULD SULD SULD SULD	SID A EXOP3 H EXOP3 H EXOP4 PSAV5 A EXOP TCNT PSAV5 Ø1	GIE STEP	100P C3 38C3 32D31F 210000 22D11F 216510 22D41F 24F11F 78 32D01F C5L610 74F11F F501	CLE SET JUMP STORE IN GET 6'3 I MALF 2ND GET HETUR STORE IN LOCATION GET THE C STORE IT GET NUMBE SLT PROSP	OPCCDE RAM SIE IN H-L 6 3RD E N POINT RAM EXI OPCODE IN EAM IN EAM COUNT AM COUNT E BITE	TTES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SIMULATED DITE ERUCUTION AREA TES FOR OPCODE TES IN H-L AJAIN INSTRUCTION
- 1353 SSTFP 1951 1956 1759 1256 1254 1254 1997 1856 1996 1996 1041 1682	MVI STA LXI SPLD LXI SPLD LXI SPLD LXI SPLD CALL LHLD CFI JZ	511	GIE STEP Co Repo RSTA	100P C3 38C3 32D31F 210000 22D11F 216510 22D41F 24F11F 78 32D01F C5L610 74F11F F501	CLE SET JUMP STORE IN GET 6'3 I MALF 2ND GET HETUR STORE IN LOCATION GET THE C STORE IT GET NUMBE SLT PROSP	OPCCDE RAM SIE IN H-L 6 3RD E N POINT RAM EXI OPCODE IN EAM IN EAM COUNT AM COUNT E BITE	TTES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SIMULATED DITE ERUCUTION AREA TES FOR OPCODE TES IN H-L AJAIN INSTRUCTION
- 1353 SSTFP 1955 1956 1759 1955 1954 1957 1956 1956 1956 1956 1956 1956 1956 1956 1956 1948 1945 194	MVI STA SYLD SYLD SYLD SPID STA STA STA STA STA STA STA STA STA STA	51) ++++++ A EXOP3 H EXOP4 PSAVI EXOP TCNT PSAVI PSAVI PSAVI PSAVI PSAVI PSAVI PSAVI PSAVI PSAVI NFB P2 H	GIE STEF Geve Reve RSTA	LOOP C: 33:C3 32:D21F 210000 22D11F 216500 22D41F 2AF11F 7R 32D01F 6L6100 7AF11F FE01 CAF510 FE02 22	CLE GET JUMP STORE IN GET 0'5 IN GET 8'5 IN STORE IN LOCATION GET NUMBE STORE IT CET NUMBE GLT PROSE SEE IF ON IF SO, UF SET Z FLA FOINT TO	OPCCDE RAM SXI IN H-L 6 3RD H IN POINT OPCODE IN RAM EXI OPCODE IN RAM IN RAM COUNT BATE DATE DATE SG - TWO SECOND	CUTION AREA STTES NOP'S IN H-L CUTION AREA TO BE SIMULATED STTES FOR OPCODE TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE INSTRUCTION AVE PTTE INSTRUCTION BTTE
- 1353 S5TFP 1256 1256 1259 1259 1259 1259 1259 1259 1259 1256 12766 1276 1276 1276 1276 1276 1276 1276 1276 1276 1276 12	STA STA LXI SYLD LYLD LYLD SPLD LYLD SALL CPL JZ LYLD SALL CPL JZ INX	51) +++++ A EXOP3 EXOP3 EXOP3 EXOP4 PSAVTA EXOP4 TCN7 PSAVT 01 NFB 02 HA	GIE STEP 33 8090 3574 M	LOOP C: ************************************	CLE GET JUMP STORE IN GET 0'5 IN GET 8'5 IN GET NETOR STORE IN LOCATION GET NUMBE SET RONS SEE IF ON IF SO. UF SET Z FLA SET Z FLA	OPCCDE RAM SAL N H-L S SRD I SA POINT RAM EXIN PCODE I IN RAM IN RAM CONT SECOND SECOND SECOND	CUTION AREA STES NOP'S IN H-L SCUTION AREA TO BE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION INSTRUCTION AVE PTTE INSTRUCTION BTTE CUTION AREA
- 1353 S5TFP 1256 1256 1257 1256 1254 1254 1254 1254 1255 1255 1255 1256 1256 1256 1265 126	YTA STA LXI SYLD LXI SYLD LXI SYLD LXI SYLD SYLD CPI DI CPI INX STA J7	5 IN ****** A EXOP3 EXOP3 EXOP4 PSAVF A EXOP4 PSAVF 01 TCNT PSAVF 01 NMB	018 STEP 000000000 03 8020 25 25 75 74 М	LOOP C: ************************************	CLE GET JUMP STORE IN GET 0'5 IN GET 8'5 IN GET NETOR STORE IN LOCATION GET NUMBE SET RONS SEE IF ON IF SO. UF SET Z FLA SET Z FLA	OPCCDE RAM SAL N H-L S SRD I SA POINT RAM EXIN PCODE I IN RAM IN RAM CONT SECOND SECOND SECOND	CUTION AREA STES NOP'S IN H-L SCUTION AREA TO BE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION INSTRUCTION AVE PTTE INSTRUCTION BTTE CUTION AREA
- 1365 S5TFP 1961 1976 1976 1965 1965 1965 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966 1966	MSTALDUSHLUDALLSHLUDALLSHLUDALLSHLUDALLSHLUDALLSHLUDALLSHLUDALLSHLUDALLJCINNYALJINGTA	5 IN ****** EXOP3 EXOP3 EXOP3 EXOP3 EXOP4 PSAVYA EXOP TCNT PSAVYA EXOP NFB 92 NFB 92 NFB 92 NFB 93 NFB 92 NFB 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85	018 STEP 000000000 03 8020 25 25 75 74 М	LOOP C: ************************************	CLE SECONDENT STORE IN JUT 0'31 MALF 2ND GTT HITUR STORE IN LOCATION GET THEC STORE IT GET NUMBIG SET 2 FLA FOINT TO FETCH THE STOLE IN Z SET IF POINT TO POINT TO POINT TO POINT TO POINT TO POINT TO POINT TO POINT TO	OPCCDE RAM SXE N H-L 6 3KD E N DOINT RAM EXI OPCODE IN RAM COUNE BTTE DATE PS G - TWC SECOND SECOND SECOND C SECOND TWO EYT TWO EYT TWO EYT	CUTION AREA STTES NOP'S IN H-L CUTION AREA TO BE SIMULATED STTE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BTTE CUTION AREA E INSTRUCTION STE UTE
- 1353 S5TFP 1951 1955 1955 1955 1956 195	MYTA SIXID SIX SIXID SIX SIXID SIX SIXID SIX SIXID SIX SIXID SIX SIXID SIX SIXID SIX SIX SIXID SIX SIXID SIX SIX SIX SIX SIX SIX SIX SIX SIX SIX	5 IN 4 THE A EX OP3 EX OP3	-018 STEP- 	100P C: 3203 3203 3203 22011F 22011F 22011F 22041F 22041F 22041F 22041F 22041F 22041F 22041F 22041F 22041F 22041F 22057 22057 22057 22057 22057 22057 22057 22057 22057 22057 200	CLE GET JUMP STORE IN LIT 0'SI MAEF 2ND GT HETUR STORE IN LOCATION DET THE C STORE IT GET NUMBHE SET POSE STORE IT SET POSE STOLE IN STOLE STOLE STOLE br>STOLE S	OPCCDE RAM BAL 6 3RD H N H-L 6 3RD H N RAM EXI OPCODE PCODE PCODE IN RAM R OF DT IN RAM R OF DT CAT SECOND	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED WITE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION INSTRUCTION BTTE DITE CUTION AREA E INSTRUCTION HTE STE
- 1353 SSTFP 1256 1256 1256 1256 1256 1254 1254 1254 1256 1256 1266 1266 1266 1266 1266 1266 1266 12688 1268 12688 12688 12688 126888 12688 12688 12688 12688	WSILDE SXILDE SXILDE SV	SIP SIP SIP SIP SIP SIP SIP SIP		LOOP C: 32:C3 32:C2 32:C2 22:D11F 21:E5:16 22:D11F 22:D11F 22:D11F 72:C2 22:D11F 72:C2 7	CLE GET JUMP STORE IN GET #510 MAEF 2ND GET HETUR STORE IN LOCATION DET THE CONT STORE IT GET NUMBER STORE IT STORE IT FOINT TO FETCH THE STORE IN 10 CHMPT STORE IN 10 CHMPT STORE IN STORE IN STO	OPCCDE RAM EXI 6 3RD H N POINT RAM EXI PCODE I IN RAM R OF ST IN RAM E BITE DATE PS G - TWC SECOND S	CUTION AREA STTES NOP'S IN H-L CUTION AREA TO BE SIMULATED STTE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE PTTE INSTRUCTION BTTE CUTION AREA E INSTRUCTION TTE BTTE CUTION AREA PTTE CUTION AREA PTTE CUTION AREA PTTE CUTION AREA PTTE PTTE CUTION AREA
- 13 E3 SSTFP 19 E1 19 E1	WSTALD SLAULDE	SIN SIN SIN SIN SIN SIN SIN SIN	018 STEP 3000000000000000000000000000000000000	LOOP C: 38C3 32C21F 32C201F 212020 22011F 22041F 22041F 22041F 32021F 52010 FE92 22 22 22 32011F 23 2011F 23 2011F 23 2011F 23 22 22 22 22 22 22 22 22 22	CLE CLE JUMP STORE IN STORE IN JUMP STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN STORE IN STORE IN STORE IN 2 SET IF STORE IN 2 SET IF STORE IN 2 SET IF STORE IN 2 STORE NO STORE IN 2 STORE NO STORE NO S	OPCCDE RAM SXD E IN H-L 6 3RD E IN POINT RAM EXI OPCODE IN RAM EXI FOCODE IN RAM EXI SECOND SECOND SECOND SECOND THIRD E THIRD E THIRD E THIRD E TO PROGRA	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED VITE RINCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION PTTE INSTRUCTION BTTE CUTION AREA E INSTRUCTION ITE STTE CUTION AREA PER VALUE M COUNTER
- 13 E3 SSTFP 19 E1 19 E1	WYI STAID ST	SIN SIN SIN SIN SIN SIN SIN SIN		100P C: 32C31F 220210F 220210F 220210F 220217F 2216510 220217F 3202016 745116 745116 74512 725 320217 72 320217 22711F 340017 2216510	CLE CLE JUMP STORE IN GLT #JMP STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN S	OPCCDE RAM SXD IN H-L 6 3RD H IN POINT RAM EXI OPCODE IN RAM IN OF DIT IN RAM COUNT E BITS G - TWC SECOND SECOND SECOND CASE SECOND SECOND RAM EXE THIRD B IN THOR RAM EXE TO PROCA PROCAS BIGING	TTES NOP'S IN H-L CUTION AREA CUTION AREA CUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE BTTE INSTRUCTION BTTE CUTION AREA FITE STTE CUTION AREA PER VALUE M COUNTER ING OF OUTBL
- 1353 SSTFP 1955 1956 1956 1957 1956 1956 1956 1956 1956 1956 1956 1956 1944 1946 1944 1944 1944 1944 1956 1957 1956 195	WYI STAID STAID STAID STAID STAID SALD CALD CALD SALD SALD SALD SALD SALD SALD SALD S	SIN SIN SIN SIN SIN SIN SIN SIN	01E STEP 000000000 23 PPPP 23 PPPP 23 PPPP 23 PPPP 23 PPPP 23 23 24 25 25 25 25 25 25 25 25 25 25	LOOP C: 38:C3 52:20:11	CLE GET JUMP STORE IN GET #510 MAKE 2ND GET HETUR STORE IN LOCATION STORE IN LOCATION GET THEC STORE IT GET NUMBER STORE IT STORE IN FORM FORM FORM TO STORE THE STORE IN INCREMENT STORE NE STORE IN INCREMENT STORE NE STORE IN INCREMENT STORE NE STORE IN INCREMENT STORE NE STORE IN INCREMENT STORE NE STORE STORE NE STORE NE STOR	OPCCDEX RAM SAD E IN H-L 6 36D E IN POINT RAM EXINO OPCODE IN IN RAM E IN COUNT IN AM COUNT IN AM COUNT IN AM COUNT SECOND SECON	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE INSTRUCTION AVE DTTE LISTRUCTION BTTE CUTION AREA E INSTRUCTION ITE STTE CUTION AREA PER VALUE M COUNTER VTE AGLIN
- 1353 557FP 1256 1256 1257 1256 1257 1256 125	VI VI VI VI VI VI VI VI VI VI VI VI VI V	SIN SIN SIN SIN SIN SIN SIN SIN	01E STEP 30 ########## 23 29 2920 25 20 25 20 25 20 25 20 25	LOOP C: ************************************	CLE GET JUMP STORE IN STORE IN LIT 0'SI GTT HETUR STORE IN LOCATION DETT HETUR STORE IN LOCATION DETT HETUR STORE IT DETT HETUR STORE IN STORE NEN STORE STORE NEN STORE NEN STORE NEN STORE STORE NEN STORE NEN STORE NEN STORE STORE NEN STORE NEN STORE STORE NEN STORE NEN STORE NEN STORE STORE NEN STORE	OPCCDE RAM SID H-L 6 36D H KN POINT RAM EXI OPCODE FOCDE IN RAM E OF DITE DATL PS SECOND SECOND SECOND FOATL COUNT COUNT SECOND FOATL COUNT COUN	CUTION AREA STES NOP'S IM H-1 CUTION AREA TO BE SIMULATED STE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE PTTE INSTRUCTION BTTE CUTION AREA E INSTRUCTION STTE CUTION AREA E INSTRUCTION STTE CUTION AREA PTTE CUTION AREA PTTE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE STE STE STE STE STE STE
- 1353 SSTFP 1955 1956 1759 1956 1957 1959 1959 1959 1956 1965 1975 197	VI VI VI VI VI VI VI VI VI VI VI VI VI V	A A EXOP3 EXOP1 EXO	01E STEP 30 ########## 23 8000 25 25 25 25 25 25 25	LOOP C: 	CLE GET JUMP STORE IN STORE IN LIT 0'SI CTT HETUR STORE IN LOCATION DETT HETUR STORE IN LOCATION DETT HETUR STORE IT STORE IT STORE IN STORE	OPCCDE RAM SID IN H-L 6 36D H W POINT RAM EXI OPCODE IN RAM IN OF OPCODE BIT BIT BIT BIT SECOND FI THIRD RAM EXE CON PROGRA DO FI THIRD RAM EXE CON PROGRA DO FI TABLE D BIGIN OF TABLE FE, GFT SISTR	CUTION AREA STES NOP'S IM H-J CUTION AREA TO BE SIMULATED SUTION AREA TO DE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE PTTE INSTRUCTION BTTE CUTION AREA E INSTRUCTION STE CUTION AREA E INSTRUCTION STE CUTION AREA E INSTRUCTION STE CUTION AREA E INSTRUCTION STE CUTION AREA E INSTRUCTION ING OF ODTBL BER OF ENTRIES FIELO OCTAL PART
- 1365 S5TFP 1965 1975 1965 1965 1965 1965 1965 1965 1965 1965 197	PSLSSLMSCALD LANCALD L	SID 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5	01E STEP 000000000000000000000000000000000000	LOOP C: 3XC3 3XC3 120000 2210117 2220417 7X 221047 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 222117 22007 2007 2	CLE CLE JUMP STORE IN STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN S	OPCCDE RAM 5X1 H-L 6 3RD E W POINT RAM EXI 0 PCODE PCODE E IN RAM EXICOUND E BITE DATE PS G - TWU SECOND SECOND SECOND F SECOND F THIRD E THIRD F RAM EXI TWO F T THIRD F RAM EXI D BICL SECOND	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED VITE RINCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION BYTE CUTION AREA E INSTRUCTION BYTE CUTION AREA E INSTRUCTION HTE STE CUTION AREA PER VALUE M COUNTER STE BER OF ENTRIES FIGH OCTAL PART IEE TPS OPCODES IF SO
- 1353 SSTFP 1955 1956 1757 1956 1957 1959 1959 1959 1956 1965 1975 197	VI VI VI VI VI VI VI VI VI VI VI VI VI V	511 4 EIOP3 EIOP3 EIOP3 EIOP4 EIOP4 EIOP4 EIOP4 EIOP4 NMB EIOP4 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP2 EIOP3 EI	COTBL 05 05 05 05 05 05 05 05 05 05	LOOP C: 32:C3 52:C3 52:C2 52:C4	CLE GET JUMP STORE IN GET #510E GET #510E STORE IN STORE IN STORE IN CET THE C STORE IT STORE IT STORE IT STORE IT STORE IT STORE IN STORE IN	OPCCDE RAM SAL IN H-L 6 36D E 10 00 11 1 10 00 11 1 10 00 10 1 10 00 1 10 0 br>10 00 0 10 00 00 00 00 00 00 00 00 00 00 00 00 0	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SIMULATED STE ERUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BTTE CUTION AREA E INSTRUCTION STE STE CUTION AREA PTTE BTTE CUTION AREA CUTION AREA E INSTRUCTION STE BTE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE STE STE STE STE STE STE
- 13E3 SSTFP 19E1 19E2 19E6 19E6 19E5 19E5 19E5 19E5 19E6 19E7 19E7 19E7 19E7 19E7 19E7 19E7 19E7	WYSTAID VSTAID VSTAID VSTAID VSTAID VSTAID VSTAID VSJIN VSV VSJIN VSV VS	SIN A EXOPS EXOPS EXOPS EXOPS EXOPS EXOPS EXOPS NMB A EXOPS NMB A EXOPS NMB A EXOPS NMB A EXOPS NMB A EXOPS NMB A EXOPS NMB A EXOPS NMB CO STSOP CO STSOP CO STSOP CO STSOP	COTBL 05 COTBL 05	LOOP C: 32:C3 32:C3 52:D2:P6 22:D11F 22:D2:D4 72:22:D4:F 74:22:D4:F 72	CLE GET JUMP STORE IN GET #510 MAKE 2ND GET HETUR STORE IN LOCATION STORE IN LOCATION STORE IT STORE IT STORE IT STORE IT STORE IT FORM FORM FORM FORM FORM FORM FORM STORE NEW STORE NEW	OPCCDE RAM BAL IN H-L 6 36D E IN RAM EXINO OPCODE IN IN RAM EXINO OPCODE IN IN RAM EXINO OPCODE IN COPCODE SECOND	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SIMULATED STE ERUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BTTE CUTION AREA E INSTRUCTION STE STE CUTION AREA PTTE BTTE CUTION AREA CUTION AREA E INSTRUCTION STE BTE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE CUTION AREA E INSTRUCTION STE STE STE STE STE STE STE STE
- 13 E3 SSTFP 19 E1 12 E2 17 EP 12 E3 12 E4 12 E4	TSLLSTLD STALS STA	SIIN AEXOP3 EXOP3 EXOP3 EXOP4 EXOP4 EXOP2 TCN: FSAVT A EXOP2 TCN: FSAVT A EXOP2 H FSAVT EXOP2 H FAVE EXOP2 H FAVE EXOP3 H FAVE EXOP3 CO STSOP R CO STSOP R	COTBL SS COTBL SS	LOOP C: 3XC3 3XC4 3XC5 3Z2021F 2Z021F 2Z021F 2Z047 2Z047 2Z0	CLE CLE JUMP STORE IN GLT #JUMP STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN	OPCCDE RAM SAD H-L 6 3RD H KN POINT RAM EXI 0PCODE H IN RAM EXI OPCODE H BT BT BT BT COUNT RAM COUNT RAM COUNT RAM COUNT RAM COUNT RAM COUNT SECOND S	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED VITE RINCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION BYTE CUTION AREA E INSTRUCTION BYTE CUTION AREA PER VALUE M COUNTER STER DETE ELEN OCTAL PART IEE FIGH OCTAL PART IEE SUENCE
- 13 ES SSTFP 19 E1 12 E2 17 EF 12 E3 12 E4 12 E4	*YTAID SLLYLD SLLMSSCHPID SCHP	5111 4 EXOP3 EXOP1 EXOP4 EXOP FCN: PSAV1 EXOP TCN: PSAV1 EXOP1 NFB EXOP1 NFB EXOP1 NFB EXOP1 H B EXOP1 H B EXOP3 EXOP1 TCN: PSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EX	COTBL S5 COTBL COTBL S5 COTBL	LOOP C: 3XC3: 3XC2: 3XC2: 3ZC2:	CLE CLE JUMP STORE IN GLT Ø'S I MALF 2ND GTT HITUE STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN GLT NUMBIG SLE PROSE STORE IN STORE IN SET FLT STORE IN SET SET STORE IN SET STO	OPCCDE RAM SAD : N H-L 6 3RD : N POINT RAM EXI OPCODE I IN RAM EXI OPCODE I IN RAM COUN I B TT B TT B TT COUNT RAM COUNT I B TT B TT COUNT RAM COUNT I B TT COUNT RAM COUNT I B TT COUNT RAM COUNT I B TT COUNT RAM COUNT I B TT COUNT I S TT I TT I TT I TT I TT I TT I TT I	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SIMULATED VITE RIUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITTE CUTION AREA CUTION AREA PER VALUE M COUNTER VITE AGAIN ING OF OJTBL BER OF ENTRIES FILM OCTAL PART EE TOP OPCODES IF SO JUENCE
- 1365 S5TFP 1961 1975 1975 1975 1975 1975 1975 1976 1977 1976 197	PYSILSULANCE LANCELANCE AND ALLO ALLO ALLO ALLO ALLO ALLO ALLO ALL	SIN A EXOP3 A EXOP3 EXOP3 EXOP3 EXOP5 EXOP5 EXOP5 H A EXOP1 NMB A EXOP1 NMB A A EXOP1 NMB A A EXOP2 H A A EXOP2 H A A EXOP3 TACH H A A EXOP3 CO STOP STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOP CO STOPC S	COTBL 05 COTBL 05	LOOP C: 32:C3 52:20	CLE CLE CLE CLE CLE CLE CLE CLE	OPCCDEX RAM SAD E N. H-L 6 36D E N. H-L 6 36D E 1 N. RAM E N. POINT RAM EXICOUN PCODE E SECOND SECON	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BYTE CUTION AREA E INSTRUCTION STTE CUTION AREA PER VALUE M COUNTER TE OPCODES IF SO JUENCE
- 1353 SSTFP 1955 1956 1757 1956 1954 1957 1956 1956 1965 1965 1965 1965 1965 1965 1965 1965 1965 1956 1957 1956 1956 1957 1956 1957 1956 1957 1956 1957 1956 1957 1957 1957 1956 19577 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 19	WTSILSUMSCHIPT VIALD	5111 4 EXOP3 EXOP1 EXOP4 EXOP FCN: PSAV1 EXOP TCN: PSAV1 EXOP1 NFB EXOP1 NFB EXOP1 NFB EXOP1 H B EXOP1 H B EXOP3 EXOP1 TCN: PSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EXOP1 FSAV1 EXOP3 EX	COTBL 05 COTBL 05	LOOP C: 32:C3 52:20	CLE CLE CLE CLE CLE CLE CLE CLE	OPCCDEX RAM SAD E N. H-L 6 36D E N. H-L 6 36D E 1 N. RAM E N. POINT RAM EXICOUN PCODE E SECOND SECON	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED STE EXUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BYTE CUTION AREA E INSTRUCTION STTE CUTION AREA PER VALUE M COUNTER TE OPCODES IF SO JUENCE
- 13E3 SSTFP 19E3 SSTFP 19E4 19E4 19E5 19E5 19E5 19E5 19E5 19E6 19E7 19E	<pre>************************************</pre>	SIN A EXOPS EXOPI EXOFAT A EXOP EXOFAT A EXOFAT A EXOFAT	COTBL 05 COTBL 05	LOOP C: 32:C3 52:20	CLE CLE CLE CLE CLE CLE CLE CLE	OPCCDEX RAM SAD E IN H-L 6 36D E IN RAM EXINO OPCODE IN IN RAM EXINO OPCODE IN IN RAM EXINO OPCODE IN IN ROFINIE SECOND S	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED SUITON AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AVE DITE INSTRUCTION BTTE CUTION AREA PET VALUE BTTE CUTION AREA PER VALUE BTTE CUTION AREA PER VALUE BTTE CUTION AREA PER VALUE BTTE CUTION AREA PER VALUE STE CUTION AREA CUTION AREA CUT
1365 S5TFP 1961 1975 1975 1975 1975 1975 1975 1975 197	PSLSSILMSCLUSCIPSJINGALDA VTALDU VTALDU VTALDU VTALDU VTALDU VALDU	SIN A EXOP EXOP EXOP EXOP EXOP TCN: PSAVI A EXOP TCN: PSAVI A EXOP EXOP H A A EXOP TCN: PSAVI H A A EXOP TCN: FSAVI H A A EXOP TCN: FSAVI H S EXOP TCN: FSAVI H S EXOP TCN: FSAVI H EXOP TCN: FSAVI EXOP TCN: FSAVI F S S S S S S S S S S S S S S S S S S	01E STEP 000000000000000000000000000000000000	LOOP C: 3XC3: FX C3: F	CLE CLE JUMP STORE IN STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN FORM THE CEL NUMBE STORE IN STORE I	OPCCDE RAM SXI N H-L 6 3RD H N H-L 6 3RD H N H-L 6 3RD H N H-L 7 N H PCODE COPCODE IN RAM EXI PPCODE SECOND SECON	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED WIE RINCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION AREA PITE INSTRUCTION BTTE CUTION AREA PER VALUE M COUNTER STER DET OF ENTRIES FIGH OCTAL PART IEE FIGH OCTAL PART IEE CUTION STEL STER OF ENTRIES CUTION AREA CUTION AREA STER STRUCTION STER FIGH OCTAL PART IEE CUTION AREA CUTION AREA CUTION AREA CUTION AREA STER CUTION AREA CUTION AREA CU
- 13 E3 SSTFP 19 E1 12 E2 12 E2 12 E4 12 E4 14 E4	PYTALD VISLEVILOS VISL	SIN A EXOP3 EXOP1 EXOP4 EXOP TCN: PSAVI EXOP TCN: PSAVI EXOP1 H A EXOP1 H A EXOP1 H B EXOP1 H B EXOP1 H B EXOP2 EXOP2 EXOP2 EXOP2 EXOP2 EXOP3 EX	COTBL ØS NUMBER C NUMBER C	LOOP C: 3XC3 3XC3 5Z2021F 2Z201F 2Z201F 2Z201F 7K 3Z202F 7K CLEST 7K 2Z201F 7K 2Z201F 7K 2Z201F 7Z 2Z201F 7Z 2Z201F 7Z 2Z201F 2Z202F 2Z20F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z202F 2Z20F 2Z2	CLE CLE JUMP SCTORE IN SCTORE IN JCGATION STORE IN JCGATION STORE IN JCGATION STORE IN JCGATION STORE IN STORE IN STORE IN STORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE IN SCTORE NE SCTORE IN SCTORE NE SCTORE IN SCTORE IN SCTO	OPCCDE A RAM SAL H-L 6 3RD H N H-L 6 3RD H N H-L 6 3RD H N H-L 6 3RD H PCODE H H H R OF D PCODE H H H H A H COUN H H A H COUN H H A H COUN H H A H COUN H H A H COUN H H A H COUN H H H A H H H H H H H H H H H H H H H H	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SMULATED VITE RIUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION BTTE INSTRUCTION BTTE CUTION AREA CUTION AREA CUTION AREA CUTION AREA PER VALUE BTTE BTTE BTTE BTTE BTTE CUTION AREA CUTION AREA CUT
	• YTALD • YTALD	SIN A EXOPS EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT NMB A EXOPT NMB A EXOPT NMB A EXOPT NMB EXOPT NMB EXOPT NMB EXOPT EXOPT NMB EXOPT EXOPT NMB EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOPT EXOP	NUMBER C	LOOP C: 32C3 32C3 52201 52001 52	CLE GET JUMP STORE IN GET #ITURP STORE IN LIT #'S STORE IN LOCATION STORE IN LOCATION STORE IN LOCATION STORE IN STORE I	OPCCDEZ RAM BAL N. H-L 6 36D E 1 N. BOINT RAM EXI OPCODE I IN RAM EXI OPCODE I IN RAM EXI OPCODE I SECOND S	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED WTE ERUCUTION AREA TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE INSTRUCTION BYTE OTTE INSTRUCTION BYTE CUTION AREA PER VALUE M COUNTER TE AGAIN ING OF ODTEL BER OF ENTRIES FIGH OCTAL PART TES QUENCE CE POINTER INTEF VALUE CE POINTER INTEF VALUE
	PYTALDILASLAWCACJARAMEPODELDILA ************************************	SIN A EXOP EXOP EXOP EXOP EXOP EXOP EXOP EXOP	COTBL SSTA M COTBL SSTA M N COTBL SSTA COTBL COTBL SSTA COTBL COTBL SSTA COTBL CO	LOOP C: 3XC3 3XC2 3XC2 3ZC2 3ZC2 2ZD31F 2ZD31F 7K 3ZD21F 7K 3ZD21F 7K 3ZD21F 7X 3ZD21F 2ZA511F 7K 3ZD21F 2ZA516 74510 74510 74510 727 2Z2711F 727 727 727 727 727 727 727 72	CLE CLE JUMP STORE IN GLT 0'51 MALF 2ND GLT 0'51 STORE IN LOCATION STORE IN LOCATION STORE IN STORE IN CLT NUMBIG STORE IN STORE IN STORE IN STORE NUM STORE THE STOLE IN STORE NUM STORE STOR	OPCCDE RAM SAD IN H-L 6 3RD IN N H-L 6 3RD IN 10 br>10 10 10 10 10 10 10 10 10 10 10 10 10 10 1	CUTION AREA STES NOP'S IN H-L CUTION AREA CUTION AREA TO BE SMULATED VITE STRUCUTION AREA TES FOR OPCODE TEP IN H-L AJAIN INSTRUCTION BTTE STRUCTION AREA OF TTE CUTION AREA CUTION AREA CUTION AREA DE INSTRUCTION TE BTTE STE BTTE BTTE BTTE BTTE BTTE CUTION AREA CUTION AREA CUTION AREA CUTION AREA CUTION AREA CUTION TER SER OF ENTRIES CUTION CTAL PART EE CUTION CTAL PART CUTION CTAL PART CUTION CTAL PART CUTION CTAL PART EE CUTION CUTION CUTION CTAL PART EE CUTION CU
13E3 SSTFP 12E3 SSTFP 12E6 12E6 12E7 12E8 12	PYTALD VILLO	SID A EXOP3 A EXOP3 EXOP4 EXOF4 PSAVF B EXOF4 PSAVF NMP H A EXOF1 NMP H A A EXOF4 PSAVF H A A EXOF4 PSAVF H FSAVF H FSAVF CO STSOP CO STSOP CO STSOP CO STSOP CO STSOP CO CO CO CO CO CO CO CO CO CO	COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA M COTBL SSTA COTBL COTBL SSTA COTBL	LOOP C: 32:C3 52:20:16 22:20:17 72:20:20:20:20:20:20:20:20:20:20:20:20:20	CLE GET JUMP STORU IN GET STORU IN GET #510 STORE IN LOCATION STORE IN LOCATION GET HETURE STORE IT LOCATION GET THE C STORE IT STORE IT STORE IT STORE IT STORE IT STORE IN POINT TO SET IF POINT TO SET IF POINT TO SET IF IN INCREMENT STORE IN INCREMENT STORE IN STORE IN STOR	OPCCDE I RAM BAL 6 367 E 10 H-L 6 367 E 10 OF CODE E 10 RAM EXI 00 PCODE E 10 RAM EXI 00 PCODE E 10 RAM EXE 00 PCODE E 10 ATE PS 00 PCODE E 10 ATE PS 00 PCODE E 10 ATE PS 00 PCODE E 10 PC	CUTION AREA STES NOP'S IN H-L CUTION AREA TO BE SIMULATED WTE ERUCUTION AREA TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE TES FOR OPCODE INSTRUCTION BYTE OTTE INSTRUCTION BYTE CUTION AREA PER VALUE M COUNTER TE AGAIN ING OF ODTEL BER OF ENTRIES FIGH OCTAL PART TES QUENCE CE POINTER INTEF VALUE CE POINTER INTEF VALUE

	<u> </u>	•				
1655		561	66		Decr	SHE IF 2ND PART OF OP COUNT TABLE IF SO NEED TO LUCK UP THE COUNT IF NOT, COUNT MUST PE 1
1211		2 N C 4 V I	FANCS	21	021110	IF SO NEED TO LUCK UP THE COUNT
19 24	l	۹۶T	~	••	1.2	AND NU DUAL 11 DO
	MARICH		84		FERA	SEE IF LESS THAN OR EQUAL TO 3
1283		20	EX EX T H		5A5+18 23	IF SO EXTRACT THE BYTE POINT H TO NEXT FYTE
1271		501	84		2664	SUBTRACT 4 FROM ACCUMULATOR
1017			MARCH		CZEFIA	SUBTRACT 4 FROM ACCUMULATOR TEY AGIAN SET FLAG IF A SUBTRACTED TO ZEPO DGUBLE VALUE IN A SANE A IN B
1270 1287	EXET	DRA RLC	*		12	LET FLAG IF A SUBTRACTED TO ZEPO -
101		K LC MU¥	F	4	47	DOUBLE VALUE IN A SAVE A IN P GET BYTE OF OPCOUNT INFORMATION FUTBACT DATA IF 2 FIADES
1219		MOV	F A	μ.	" i	GET FYTE OF OPCOUNT INFORMATION
1734		J7	1570%		C10211	FXTRACT DATA IF 7 FLAD=1
1811	51012	DCF	£		8- 8-	FATRACT DATA IF 7 FLAS=1 ROTATE ACCUMULATOR LEFT ONCE GNE LESN FOR H hCTATE SOME MCHE F NOT ZEPO YET RCTATE VALUE TO NIT P AND TO BIT 1 MAD TO BIT 1
1233		J % 2	-FLC1P		CEFCIE	ACTATE SOME MORE & NOT ZEPO YET
	FETCN				27	RETATE VALUE TO HIT P
1102		51.U 4.6.T	23		84 M.H	AND TO BIT T MASK OUT LEST OF BYTE
1106		EFT	• •		C9	MASE OUT LEST OF BYTE OPCODE BYTE COUNT IS NOW IN A
		*****		******	********	***********************************
•		HECK T	AELE F	OB BYTH	AND JUMP	TO CORRESPONDING ADDRESS
1167	19098	155	F		64	INCOMPESSION IN GRADUALES INCOMPENDI LOOP COUNTER OFCREMENT LOOP COUNTER IF B IS ZERO, BYTE NOT IN TABLE IF SO, THEM NAEL ADDRESS SKIP DATE BYTE
1108	7 E C 1	204	Ł		e:	DECREMENT LOOP COUNTER
1168		6.2 6 M D			CE	IF B IS ZERO, BYTE NOT IN TABLE
1164 1165		CMP JC	TECE		CA1411	IF SO, THEN NEEL ADDRESS
1182		157	H .		22	SKIP DATA PYTE
1165		I NX	ן. נו		23	AND SELF THE TWO
1112		15) JM7	TBCI		C3/811	DC THE LOOP AGAIN
1114	TEC2	POF	*		D1	SEIP DATA FITE ANL SEIT TEE TWO SUBSEQUENT ACDRESS FITES DC THF LOOP AGAIN RESTORE STACK POLYTER FOINT TO LOW OF DER ADDRESS BITE GET ADDRESS AND MAKE JUMP
1115		163	E Hljmp		22	FOINT TO LOW ORDER ADDRESS BITE
1116					110250 *******	GET ADDRESS AND MAKE JUMP
	S	TSTEM	TYPE O	FCLDES-	-HIGH CRL	ER OCTAL PART IS 3
•	A	JUMP	13 MAD	E TO TH	E APPROPR	ATE ROUTINE CONSISTENT .
:		1 16 15	F 7011	Ching D	CTAL OFGA	NIAZATION OF THE OPCODE
	HETTE		c . 39	77P -	1010 . 04	LTY . EXCYC . EXCYC .RSTTY .
•						
*	310	. 311	. 3	12 .	313 . 31	4 . JXE . BXF . 3X7 •
:						
•	12	FET	111	7 .	CZ	CALE ACI . RSTI
•	8NC		. J	NC .	OUT . CN	C . PUSE F . SUI . EST2 .
:	RC	. POPR	. J	C .	IN . CC	SEI . RST3 •
•	A PU B F E	. PORL	ч. 3	PU . PS .	ATBL . CP YCRG . CP	D PUEN N. ANI RETA
٠	a P	POP	P.J	P .	DI . CP	. PUSH P . CF1 . RST6 +
•	6 M	. SPH1	* . J . J . J . J H . J P . J	м.	EI . CM	Z . PUSH b . 4DI . RSTP CALL . ACI . RSTI C . PUSH F . SUI . FST2
•		07.E:				
		0,1.1	JHP	. RET.	CALL. AND	PCHL PAVE BEEN ELIMINATED .
•			E80	H CONST	DERITION	AT TRIS POINT
*****	*****	*****				**************************************
			e		1.1612	ATE CHILT AT AWARD ARRENTS
1119	9 SYSOP	LII LDA	5 EXCP	SYTEL	211510 34D01F	GET START OF SYTEL ADDRESS GET OFCODE
1119 1110 1117	STSOP	LXI LGA Ani	B EICF 27	SYTEL	211510 3AD01F 8607	GET START OF SYTEL ADDRESS GET OFCODE GET LOW CRDER OCTAL FART
*****		*****		*******	********	CET START OF SYTEL ADDRESS GET OPCODE GET LOW CRDER OCTAL FART
3			IND	IRECT J	UMP COMPU	TF ROUTINE
3			IND	IRECT J	UMP COMPU	TF ROUTINE
3			IND	IRECT J	UMP COMPU	TF ROUTINE
3			IND	IRECT J	UMP COMPU	TF ROUTINE
3			IND	IRECT J	UMP COMPU	TF ROUTINE
3			IND	IRECT J	UMP COMPU	TF ROUTINE
- 1121 1122 1123 1125 1125 1126 1126	INJMP FLCMP	ABT MOV MVI DAD MCV INX MCV		A 20 P	04P COMPU 87 55 1602 14 55 27 56	TF ROUTINE MULTIPLY BY TWO SET UF FOR COMPUTING THE OFFSET COMPUTE TAL OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS HISH ORDER ADDRES
- 1121 1122 1123 1125 1125 1126 1126		ABT MOV MVI DAD MCV INX MCV		A 20 P	04P COMPU 87 55 1602 14 55 27 56	TF ROUTINE MULTIPLY BY TWO SET UF FOR COMPUTING THE OFFSET COMPUTE TAL OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS HISH ORDER ADDRES
4 1121 1122 1123 1125 1125 1125 1126 1126 1126 1126	INJMP FLCMP	A B T MOY PVI DAD MCV 1NX CY XCHG PCHL		A 20 M	UMP COMPU 87 57 1602 14 56 27 56 55 55 55 55 55 55 55 55 55	TF ROUTINE MULTIPLY BY TWO SET UF FOR COPPUTING THE OFFSET COMPUTE TAL OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDEF ADDRESS HIJR ORDER ADDRESS "OVE TO H-L MAKE THE JUMP
1121 1122 1122 1122 1122 1122 1122 112	INJMP FLJMP	A B T MOY PVI DAD MCV 1NX CY XCHG PCHL	IND E D D E H D N S INST	A 20 M RUCTION	UMP COMPU 87 57 1602 14 56 56 56 55 55 55 55 55 51 51 51 51 51 51 51 51	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFEFT COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER 4DDRES VOVE TO B-L MAKE TRE JUMP NN ROUTINES
1121 1122 11223 11225 1125 1125 1125 112	INJMP FLCMP	ADT MOY PVI DAD MCV 1NX KCHQ PCHL	IND E D E H D I N S I N S	A 20 M RUCTION	CMP CMP FU 87 5F 1602 1H 5E 22 5E 5E E5 SIMULATI	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS HISR ORDER ADDRESS "OVE TO H-L MAKE THE JUMP ON ROUTINES
- 1121 1122 1123 1125 1125 1125 1125 1124 - 	INJEP FLUMP FCH	ABT MOV PVI DAD MCV INI CV KCHG PCHL LELC SELC	IND E D E H D U INST LSAVE FSAVE	A 20 M RUCTION	CMP CMP FU 87 5F 1602 1H 5E 22 5E 5E E5 SIMULATI	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS HISR ORDER ADDRESS "OVE TO H-L MAKE THE JUMP ON ROUTINES
	INJMP FLUMP FCH	ADT MOV PVI DAD MCV 1NI CV KCHG PCHL PCHL LH_C SELE SFLE SFLE	IND E D E H D S N S N S N V E S N V E F S N V E	A 20 P Ruction	CMP CMP FU 87 5F 1602 1H 5E 22 5E 5E E5 SIMULATI	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS HISR ORDER ADDRESS "OVE TO H-L MAKE THE JUMP ON ROUTINES
1121 1122 1123 1125 1126 1126 1126 1126 1124 1124	1NJMP 5 PLCMP 5 PCH	A D P MOY DAD MCY XCHG PCHL LHLS SELE JHLS	IND E D E H D U INST LSAVE FSAVE	A 20 P Ruction	EMP COM PU 87 5F 58 1600 14 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 55 51 9000000000000000000000000000000000000	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS MULTIPLE ON FOUTINES CET ORIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER FINISBED JFT USER'S JUMP-TO ADDRESS
1121 1122 1123 1123 1126 1126 1127 1126 1124 1124 1124 1124 1127	INJMP F HLUMP F CH F CH	ADT MOV PVI DAD MCV KCHG PCHL KCHG PCHL LKLE LKLE LKLE LKLE LXI	IND E D D INST INST ISAVE FSAVE FINI EXOPI	A 20 P Ruction	CMP COMPU 87 5F 10 5F 11 5E 25 5E 55 E5 51 2ADE1F 24DE1F 2ADE1F 237012 2AD1F 24D11F 213F11	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS CET ORIGINAL VALUE OF B-L UPDATT PROGRAM COUNTER FINISED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS
1121 1122 11235 11255 11255 11255 11255 11255 11255 11255 11255 11255	INJMP PLUMP FCH 2NTYF	ADT MOY DAD MCY CHG PCHL CCHG LHLC SELC LHLC LHLC LHLC LHLC LHLC LHLC LHLC L	IND E D D E H D S S S V E S S V E S S S V E E S S S S S	A 20 P RUCTION	CMP COMPU 87 55 1622 14 55 27 25 55 55 55 55 55 55 55 55 55	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POWE TO H-L MAKE THE JUMP ON HOUTINES CET CRIGINAL VALUE OF H-L UPDATE PROCHAM COUNTER TINISBED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSIVE JUMP ADDRESS COMPLETE BRANCE OFERATION
1121 1122 1122 1122 1122 1122 1122 112	INJMP FLUMP FLUMP FCH 20TYF	ADV MOV PVI DAD MCV INI CV KCHG PCHL LELC JCHL LELC JCHL LELC JMP LELC LYIP	IND E D E H D INST INST INST E SAVE FINI EXOPI E BESE MSTCP	A 20 M RUCTION	CMP COMP FU 87 5F 1622 1H 5E 5F 5E 5F 85 51 82 56 82 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 85 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84 56 84	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTINES CET ORIGINAL VALUE OF B-L "POATT PROCHAM COUNTER FINISBED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OFERATION CET JUMP ADDRESS FROM MSTC2
	INJMP PLCMP PCH PCH PRTYF	ADV MOV DADV DADV DACV INX VCY CHL SEV LCHI LCHI LCHI LCHI LYP LUNI LYP LYP	IND E D INST INST INST ISAVE FINI E SAVE FINI E SSAVE FINI E SSAVE FINI	A 20 M RUCTION	CMP COMP FU 87 57 1622 14 5E 27 5E 55 25 56 26 56 27 56 20 24.51 21.51 21.351 21.351 21.351 24.51 7.4261 25.21 7.4261	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFEAT COMPUTE THE OFFEAT LOW ORDER ADDRESS PIONT TO BIGH ORDER ADDRESS PIONT TO BIGH ORDER ADDRESS PIONT TO BIGH ORDER ADDRESS MAKE THE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISHED SFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS STORE THE ADDRESS FINISHED
	LAJMP HLUMP FCH RATYF CALTY	A DV MOV PVI DACV 1NI VCHG PCHL LHLLC LHLLC LHLLC LHLLC LHLLC LHLLC SHLD SHLL SHLL SHLL SHLL	IND E D D E H D INST INST INST ISAVE FSAVE E STOPE MSTOPE FSAVE	A 20 M RUCTION	CMP COMP FU 87 5F 168 14 5E 23 5C 5F E5 5 SIMULATI 24 DELF 21 JAIL 23 JAIL 23 JAIL 24 DELF 21 JAIL 24 ELL 22 ELLF 7 DELF	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS COMPUTINES CET ORIGINAL VALUE OP B-L UPDATE PROCHAM COUNTER FINISBED SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS I NIISPED STORE THE ADDRESS I NIISPED
	INJMP PL:MP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	A DFY MOY MOY NOY XCHG LELE JMP LELE JMP LELE JMP LELE JMP LELE JMP LELE JMP LELE LELE JMP LELE LELE LELE JMP LELE LELE SHLE	IND E D INST INST INST ISAVE FINI E SAVE FINI E SSAVE FINI E SSAVE FINI	A 20 M RUCTION	CMP COMP FU 87 57 1622 14 56 27 57 56 58 57 59 20 51 82 52 25 51 82 51 82 21 37 24 810 23 74 24 811 24 811 24 811 24 811 25 23 24 811 7 80 7 80 7 80 7 80 7 80	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER FINISBED UPT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FOMPLETE BRANCE OPERATION GET JUMP ADDRESS STORE THE ADDRESS INISPED GET USER'S CALL ADDRESS PASS IN D-E
- 1121 1122 1123 1127 1126 1127 1126 1129 1124 1129 1124 1129 1124 1129 1124 1129 1129	INJMP PLJMP PCH PCH RHTYF CALTY BKSB	A DEV MOVID	IND E D E H D D E H D D E S N S T S S A V Z S A V Z S A V Z S A V Z S A V Z D E S S S S S S S S S S S S S S S S S S	A 20 M RUCTION	CMP COMP FU 87 5F 162 1H 5E 5F 5E 5F 25 5F 25 25 24 215 25 215 21 215 21 2135 21 205 21 351 25 251 25 251 25 251 25 251 25 251 26 251 27 2015 26 217 21 351 21 351	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS COMPUTINES CET ORIGINAL VALUE OP B-L UPDATE PROCHAM COUNTER FINISBED SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS I NIISPED STORE THE ADDRESS I NIISPED
- 1121 1122 1123 1126 1126 1126 1126 1126	INJMP PLCMP PCH PCH 2NTYF CALTY BKSB	A DT A DT VID MCV INCR KCCHL LELS SCHL LELS SML SML SML SML SML SML SML S	IND A E D E INST INST ISAVE I	A 20 M RUCTION	CHP COMPUT CHP COMPUT 87 57 1622 14 5E 55 27 56 25 56 24 56 25 56 24 56 24 56 24 56 24 56 24 56 24 56 24 56 24 56 24 56 24 56 25 56 24 56 24 56 24 56 21 56 23 56 23 56 24 51 23 56 24 51 23 56 24 56 25 57 25 56 25 57 25 57 <td< td=""><td>TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFEAT COMPUTE THE OFFSET LOW ORDER ADDRESS PIDENT TO BIGH ORDER ADDRESS PIDENT OF BLC MAKE TRE JUMP ON FOUTINES CET CRICINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISBED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JAMP ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS IN RAM PASS USER'S SAVED ADDRESS IN R-L</td></td<>	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFEAT COMPUTE THE OFFSET LOW ORDER ADDRESS PIDENT TO BIGH ORDER ADDRESS PIDENT OF BLC MAKE TRE JUMP ON FOUTINES CET CRICINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISBED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JAMP ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS IN RAM PASS USER'S SAVED ADDRESS IN R-L
- 1121 1122 1123 1125 1125 1125 1125 1125	INJMP HLIMP FCH RRTYF CALTY BNSB	ADT MOV DADY MOV VCD MOV XCCHL LEEP LEEP LEEP LEHS LYNL LYNL XCHG XCHG XCHG XCHG XCHG XCHG XCHG	IND A E D E INST INST ISAVE FINI E SAVE FINI E SAVE FINI E SAVE FINI E SAVE FINI E SAVE FINI FXOFI H E SAVE FINI FXOFI	A 22 P RUCTION JMESE CAISE	CMP COMP FU 87 5F 114 5E 124 5E 125 5E 126 114 127 5E 128 115 120 116 121 121 120 21 121 22 121 7 120 21 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120 117 120	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS ONE FOR ADDRESS COMPLETE PROCHAN COUNTER FINISBED SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FOMPLETE BRANCH OPERATION GET USER'S CALL ADDRESS PASS IN D-E SUCCESSFUL CALL ADDRESS PASS USER'S SAVED ADDRESS IN RAM PASS USER'S SAVED ADDRESS IN RAM
- 1121 1122 1123 1125 1125 1125 1125 1125	INJMP HLIMP FCH RRTYF CALTY BNSB	ADT MOV DADY MOV VCD MOV XCCHL LEEP LEEP LEEP LEHS LYNL LYNL XCHG XCHG XCHG XCHG XCHG XCHG XCHG	IND A E D INST INST INST ISAVE FSAVE	A 20 M RUCTION	CHP COMPUT Com	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFEAT COMPUTE THE OFFEAT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WOVE TO B-L MAKE THE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISHED SFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS FOR THE ADDRESS FOR THE ADDRESS FASS IN D-E SLCCESSFUL CALL ADDRESS IN RAM SLCCESSFUL CALL ADDRESS STORE THE ADDRESS IN RAM PASS USER'S CALL ADDRESS IN R-L RESTORE FLACE AND EXECUTE RETURN SUCCESSFUL ADDRESS IN R-L
- 1121 1122 1125 1125 1125 1125 1125 1125 1124 1127 112	INJMP INJMP PLUMP PCH PCH PCH ENTYF CALTY BNSB NETYP FLRS	ADF MOV DAD MCV TCP CCH CCH CCH CCH CCH CCH CCH CCH CCH C	IND A E D D INST I	A 22 P RUCTION JMESE CAISE	CHP COMPUT Comput 87 57 1622 14 55 55 27 56 58 55 24 56 25 56 25 56 24 56 24 56 24 56 24 56 24 56 23 56 21 36 23 36 21 36 23 36 21 36 21 37 21 36 21 37 21 37 21 37 21 36 21 37 21 37 21 37 21 37 21 37 21 37 21 37 21 37 21<	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFEAT COMPUTE THE OFFEAT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS MAKE THE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCAM COUNTER INISHED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS FASS IN D-E SUCCESSFUL ADDRESS TASS THE ADDRESS INISHED GET USER'S CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS IN RAM PASS USER'S CALL ADDRESS IN RAM FRIVEN SUCCESSFUL ADDRESS IN R-L RESTORE FLAGS RUSTORE FLAGS RUSTORE FLAGS RUSTORE FLAGS RUSTORE FLAGS RUSTORE FLAGE RUSTORE br>RUSTORE FLAGE RUSTORE RUSTORE RUSTORE RUSTORE FLAGE RUSTOR
- - - - - - - - - - - - - -	INJMP PLCMP PLCMP PCH PCH 2NTYF CJMFSC CALTY BNSB HETYP FLRS	ADT MOV PVI DAD MCV PCF PCFL LKL SFLL LLLL SFLL LLLLL SFLL LLLL SFLL SFLL LLLL SFLL SFLL SFLL LLLL SF	IND A E D E INST INST ISAVE I	A 20 P RUCTION JPESC CAISC STTSC	CMP COMP FU 87 5F 1602 114 5E 5F 5E 5F 25 5F 25 215 24 215 21 351 23 511F 21 3511 24 213511 25 211F 25 211F 25 211F 25 211F 201F 25 201F 201F 201F 201F 201F 201F 7 20	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ODDEFA ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS COMPUTINES CET ORIGINAL VALUE OF B-L UPDATI PROGRAM COUNTER FINISEE SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN CALL ADDRESS FASS IN FLACS AND EXECUTE RETURN SUCCESSFUL ADDRESS PESTORE FLACS PESTORE FLACS PESTORE FLACS SESTORE STACE POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCR-2
- 1121 1122 1127 112	INJMP PLUMP PCH RTYF CALTY BASB AETYP FLRS	ADF MOV DAD MCV TCT CTT CTT CTT CTTT CTTT CTTTT CTTTT CTTTTTT	IND A E D D INST I	A 20 P RUCTION JMESC GAISC STTSC FINI	CHP COMPUT 87 57 1622 14 56 14 56 15 57 58 51 27 56 51 21 21 22 24 25 24 24 25 24 217 216 217 217 217 217 217 217 217 <td>TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WAVE TO H-L MAKE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER FINISHED GET USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN R-E SUCCESSFUL CALL ADDRESS IN SHED GET USER'S SAVED ADDRESS IN RAM PASS USER'S SAVED ADDRESS RESTORE FLAGS PUT USER'S ADDRESS IN R-L RESTORE STACK POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCR-2 JET NETURN POINT</td>	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WAVE TO H-L MAKE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER FINISHED GET USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN R-E SUCCESSFUL CALL ADDRESS IN SHED GET USER'S SAVED ADDRESS IN RAM PASS USER'S SAVED ADDRESS RESTORE FLAGS PUT USER'S ADDRESS IN R-L RESTORE STACK POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCR-2 JET NETURN POINT
	INJMP PLUMP PLUMP PLUMP FCH RTYF CALTY BASB BAST FLRS	ADT MOV DAD MCV TCT CTT CTT TCTT TCTT TCTT TCTTT TCTTT TCTTTT TCTTTTTT	IND A Z D Z INST INST ISAVE S S S S S S S S S S S S S	A 20 P RUCTION JMESS CAISC STTSC FINI	CHP COMPUT 87 5F 104 5E 25 5C F5 25 5C 75 25 55 25 56 75 25 15 245 25 261 27 213 213 214 2011 217 217 217 217 217 217 217 217 217 217 217 217 217 16 217 17 18 217 19 217 11 217 11 217 117 <td< td=""><td>TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS ONE TO B-L MAKE THE JUMP ON ROUTINES CET ORIGINAL VALUE OP B-L UPDATE PROCHAN COUNTER FINISHED SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FROM MSTC2 STORE THE ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS IN RAM PASS USER'S SAVED ADDRESS RASH FLACS AND EXECUTE RETURN SUCCESSFUL ADDRESS RESTORE FLACS PAST ADDRESS AT MSTCR-2 JET NETURN SUCCESSFUL ADDRESS FASTORE FLACS PUT USER'S ADDRESS AT MSTCR-2 JET NETURN POINT FOR UNSUCCESSFUL CALL/RET EXECUTION STIP</td></td<>	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS ONE TO B-L MAKE THE JUMP ON ROUTINES CET ORIGINAL VALUE OP B-L UPDATE PROCHAN COUNTER FINISHED SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FROM MSTC2 STORE THE ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS IN RAM PASS USER'S SAVED ADDRESS RASH FLACS AND EXECUTE RETURN SUCCESSFUL ADDRESS RESTORE FLACS PAST ADDRESS AT MSTCR-2 JET NETURN SUCCESSFUL ADDRESS FASTORE FLACS PUT USER'S ADDRESS AT MSTCR-2 JET NETURN POINT FOR UNSUCCESSFUL CALL/RET EXECUTION STIP
	INJMP INJMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADP MOV DAD MCV DCCH CCH CCH CCH CCH CCH CCH CCH CCH CC	IND A E D E H D INST I	A 20 P RUCTION JMESS CAISC STTSC FINI	CHP COMPUT 87 57 1682 14 58 27 56 87 57 88 21 56 87 56 87 56 87 86 21 <t< td=""><td>TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFEAT COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WAVE TO B-L MAKE TRE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET USER'S CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS HFPLACE JUMP ADDRESS IN RAM PASS USCE STACE DOINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 JET KETURN POINT POR UNSUCCESSFUL CALL/RET LATCHTON STIP</td></t<>	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFEAT COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WAVE TO B-L MAKE TRE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET USER'S CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS HFPLACE JUMP ADDRESS IN RAM PASS USCE STACE DOINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 JET KETURN POINT POR UNSUCCESSFUL CALL/RET LATCHTON STIP
- - - - - - - - - - - - - -	INJMP PLCMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADT MOV PVI DAD MCV PCF PCF PCF LKI LKI LVI LKI LVI LVI LVI LVI LVI LVI LVI LV	IND A E D E INST INST ISAVE I	A 20 P RUCTION JMESS CAISC STTSC FINI	CMP COMP FU 87 5F 164 5F 17 5E 18 5E 19 5E 25 5E 25 5E 24 5E 24 5E 213 5E 213 5E 213 5E 213 711 225 211 235 701 245 11 2011 7 2015 7 215 217 2017 7 213 7 214 217 215 213 217 211 2011 7 215 21 216 11 216 11 216 11 217 21 217 21 217 21 217 21 <	TF ROUTINE MULTIPLE BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH OPDEFA ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDEFA ADDRESS RIJR ORDER ADDRESS RIJR ORDER ADDRESS ONE TO B-L MAKE THE JUMP ON KOUTINES CET ORIGINAL VALUE OP B-L UPDATE PROCHAR COUNTER FINISHED OF JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN CALL ADDRESS FASTORE FLAGS RESTORE FLAGS RESTORE FLAGS RESTORE FLAGS RESTORE STACK POINTER TO MSTCE POINT ON SUCCESSFUL CALL/RET EXECUTION STIP GET OFISINAL STACE POINTER VALUE RESTORE STACK POINTER TO MSTCE
- - - - - - - - - - - - - -	INJMP INJMP PLCMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADT MOV DAD MCV PCH CCHG PCHL CCHG LELLE LELLE LAI JMP CSHLE LAI JMP LAI JMP LAI JMP LAI JMP LAI JMP	IND A Z D Z INST INST ISAVE S S S S S S S S S S S S S	A 20 P RUCTION CMESC CAISC STTSC FINI	CHP COMPUT 87 57 1622 14 5E 27 56 87 87 58 21 84 21 <t< td=""><td>TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFEAT COMPUTE THE OFFEAT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WOVE TO B-L MAKE THE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISHED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS FOR THE SRAKCH OPERATION GET JUMP ADDRESS FROM MSTC2 STORE THE ADDRESS INISHED ST USER'S CALL ADDRESS TASS IN D-E SLCCESSFUL CALL ADDRESS IN SHE SUCCESSFUL ADDRESS IN RAM HFFLACE JUMP ADDRESS IN R-L RESTORE FLACE POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 DET HEFTURN SOLT ADDRESS RUSTORE FLACE POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 DET NETURN POINT POR UNSUCCESSFUL CALL/RET EXECUTION STIP ORT OFISIAL STACE POINTER VALUE RESTORE STACK POINTER TO THIS VALUE RESTORE ORT OFISTACE POINTER VALUE RESTORE ORT OFISTACE POINTER VALUE</td></t<>	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFEAT COMPUTE THE OFFEAT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS WOVE TO B-L MAKE THE JUMP ON ROUTINES CET CRIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER INISHED JFT USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMF ADDRESS FOR THE SRAKCH OPERATION GET JUMP ADDRESS FROM MSTC2 STORE THE ADDRESS INISHED ST USER'S CALL ADDRESS TASS IN D-E SLCCESSFUL CALL ADDRESS IN SHE SUCCESSFUL ADDRESS IN RAM HFFLACE JUMP ADDRESS IN R-L RESTORE FLACE POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 DET HEFTURN SOLT ADDRESS RUSTORE FLACE POINTER TO MSTCE PUT USER'S ADDRESS AT MSTCK-2 DET NETURN POINT POR UNSUCCESSFUL CALL/RET EXECUTION STIP ORT OFISIAL STACE POINTER VALUE RESTORE STACK POINTER TO THIS VALUE RESTORE ORT OFISTACE POINTER VALUE RESTORE ORT OFISTACE POINTER VALUE
- - - - - - - - - - - - - -	INJMP INJMP PLUMP PLUMP FCH PCH PCH PCH PCH PCH PCH PCH PCH PCH P	ADT MOV DAD MCV TCP CCH CCH CCH CCH CCH CCH CCH CCH CCH C	IND A E D D INST I	A 20 P RUCTION CMESC CAISC STTSC FINI	CHP COMPUT 87 5F 1623 14 5E 15 22 5E E5 SIMULATI 2ALELF 2ALEF 2ALEF <td>TF ROUTINE</td>	TF ROUTINE
- - - - - - - - - - - - - -	INJMP PLCMP PLCMP PCH PCH PCH PCH SHTYP SHSS SHSS SHSS SHSS SHSS SHSS SHSS SH	ADT MOVI DAD MCVI DCH PCH PCH PCH PCH PCH PCH LXCH LXCH LXCH LXCH LXCH LXCH LXCH LX	IND A E D E H D INST A E D E H D D H H H D E H D D H H D D H H D D D H H D D H D H D D D H D D D H D D D D D D D D D D D D D	A 28 P RUCTION CMESC CAISC STTSC FINI	CHP COMPUT 27 57 162 14 58 25 56 25 25 25 25 25 26 27 213 213 213 213 213 213 213 213 213 213 213 213 213 2175 <td>TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L "POLATT PROGRAM COUNTER FINISBED STORE T'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OFERATION GET JUMP ADDRESS FASS IN D-E STORE THE ADDRESS IN ISED GET USER'S CALL ADDRESS HATSPED GET USER'S SAVED ADDRESS SIN D-E SUCCESSFUL ADDRESS IN SICCESSFUL ADDRESS RASS IN D-E SUCCESSFUL ADDRESS SIN CHE SUCCESSFUL ADDRESS RASTORE FLAGS RESTORE FLAGS PESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL/RET EXICOUTION STIP CET OFISINAL STACE POINTER VALUE RESTORE JAND ESS AT MSTCR-2 JET HETURN POINT FOR UNSUCCESSFUL CALL/RET EXICUTION STIP CET OFISINAL STACE POINTER VALUE RESTORE DIANE SAVE RESTORE VALUE RESTORE DIANE SAVE SAUCE SSAVE CALL STACE POFONS</td>	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L "POLATT PROGRAM COUNTER FINISBED STORE T'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OFERATION GET JUMP ADDRESS FASS IN D-E STORE THE ADDRESS IN ISED GET USER'S CALL ADDRESS HATSPED GET USER'S SAVED ADDRESS SIN D-E SUCCESSFUL ADDRESS IN SICCESSFUL ADDRESS RASS IN D-E SUCCESSFUL ADDRESS SIN CHE SUCCESSFUL ADDRESS RASTORE FLAGS RESTORE FLAGS PESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL/RET EXICOUTION STIP CET OFISINAL STACE POINTER VALUE RESTORE JAND ESS AT MSTCR-2 JET HETURN POINT FOR UNSUCCESSFUL CALL/RET EXICUTION STIP CET OFISINAL STACE POINTER VALUE RESTORE DIANE SAVE RESTORE VALUE RESTORE DIANE SAVE SAUCE SSAVE CALL STACE POFONS
- - - - - - - - - - - - - -	INJMP PLCMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADT MOV DAD MCV DACV DECES DEC	IND A E D D INST I	A 20 P RUCTION CMESC CAISC STTSC FINI	CMP COMP COMP 87 57 1622 14 56 27 56 27 57 58 27 56 27 57 80 213711 24511 23511 23511 23511 23511 23511 23511 23511 23511 23511 23511 23511 23511 23511 23511 53611 215411 51 217511 52 51 217010 52 51 52 52 53 54 55 56 57 58 57	TF ROUTINE THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS FOINT TO SIGH OFFSET LOW ORDER ADDRESS POINT TO SIGH OFFSET LOW ORDER ADDRESS FIJR OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS FIJR OFFSET COMPUTE THE OFFSET COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF H-L UPDATE PROCHAM COUNTER FINISED ON FOUTINES CET ORIGINAL VALUE OF H-L UPDATE PROCHAM COUNTER FINISED GET USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCE OFFRATION GET JUMP ADDRESS FROM MSTC2 STORE THE ADDRESS IN SHE SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FROM FIARS FASS IN D-E SUCCESSFUL ADDRESS RESTORE FLAGS FESTORE FLAGS FESTORE FLAGS FESTORE FLAGS FESTORE FLAGS FUNCTION STFP CFT OF LINNAL STACE FOINTER VALUE FESTIN ADDRESS - ORIGINAL STACE UFDATE ADDRESS FROM ADDRESS - ORIGINAL STACE UFDATE ADDRESS FROM FISH SAUCH ADDRESS FROM FISH SAUCH ADDRESS FROM FISH SAUCH ADDRESS FROM FISH SAUCH FOINTER VALUE FESTORE FLAGS FESTORE FLAGE FOINTER VALUE FEST SAUCH FOINTER TO THIS VALUE FESTORE FLAGE FOINTER TO THIS VALUE FESTORE FLAGE FISH ADDRESS - ORIGINAL STACE UFDATE PSAUE AND SAWE FISH SAUCH FOR TO THE SAUCH FISH SAUCH FOR TO THE SAUCH FEATHACT MIDDLE ORDER OCTAL PART
- 1121 1125 1125 1125 1125 1125 1125 1125 1125 1125 1125 1125 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1122 1121 1121 1121 1121 1122 1122 1124 1125 1125 1126 1127 1127 1127 1127 1127 1127 1127 1127 1127	INJMP PLUMP PLUMP PLUMP FCH 2RTYF CALTY BASB ASTAC RSTTY RSTTY	ADP MOVI DAD MOVI DAD MCV PCH CHST VCHS LHST LHST VCHS LHST LHST VCHS LHST LHST VCHS LHST LHST VCHS LHST	IND A E D D INST INST INST INST INST INST INST INST	A 20 P RUCTION JMESC GAISC STTSC FINI	CHP COMPUT 87 57 1622 14 56 27 56 27 57 28 14 27 56 21 22 56 25 27 28 21 24 24 24 24 24 24 24 25 24 25 24 25 25 24 25 25 26 27 26 27 27 27 28 27 217 217 217 217 217 217 217	TF ROUTINE MULTIPLY BY TWO SET UP FOR COPPUTING THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS MAKE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROCHAM COUNTER FINISHED GET USER'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCE OPERATION GET USER'S CALL ADDRESS FASS IN D-E SUCCESSFUL CALL ADDRESS FASS IN D-E SUCCESSFUL ADDRESS FASS IN R-E SUCCESSFUL ADDRESS INISHED GET USER'S CALL ADDRESS HASS USER'S SAVED ADDRESS IN SHED SUCCESSFUL CALL ADDRESS NETORE FLAGS AND EXECUTE FETURN SUCCESSFUL ADDRESS RESTORE FLAGS AND EXECUTE PUT USER'S ADDRESS AT MSTCR-2 GET USER'S ADDRESS AT MSTCR-2 GET KETURN POINT FOR UNSUCCESSFUL CALL/RET EXECUTION STIP CFT OR IJINAL STACE POINTER VALUE RESTORE SAVE AND SAVE UFCATL PSAVE AND SAVE UFCATL PSAVE AND SAVE FILL B WITH 8'S SAVE AT MSTCR-2
- - - - - - - - - - - - - -	INJMP INJMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH CALTY FLRS RSTTY RSTTY CALSC	ADP MOVI DADV DADV DADV DCH CCHC LEED	IND A E D E H D INST I	A 20 P RUCTION JMESC GAISC STTSC FINI	CHP COMPUT 87 57 1622 14 56 27 56 27 56 27 56 27 56 27 26 27 28 213 214 215 215 215 215 215 215	TF ROUTINE
- - - - - - - - - - - - - -	INJMP INJMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADT MOV PVI DAD MCV PCI CCH2 PCI CCH2 PCI LELLL LELL LELL LELL LELLL LELLL LELLL LELLLL LELLL LELLL	IND A E D INS INS INS INS INS INS INS INS	A 20 P RUCTION JMESC GAISC STTSC FINI	CMP COMP COMP 87 57 1622 14 56 27 56 27 56 27 57 27 56 27 57 27 27 28 213711 245117 237117 245117 237511 245117 237511 245117 237511 245117 25117 237511 25117 2517511 25117 2517511 217511 217511 217511 217511 217511 217511 217511 217010 720417 2107010 2107010 2107010 2111 2111	TF ROUTINE
- - - - - - - - - - - - - -	INJMP PLCMP PLCMP PCH PCH 2NTYF CALTY FLRS RSTYP FLRS RSTTY CALSC	ADP MOVI DAD MOVI DAD MCXX PCHC LFFP LST LXT LXT LXT LXT LXT LXT LXT LX	IND A E D IND IND IND IND IND IND IND	A 20 P RUCTION JMESS CAISC FINI	CMP COMP COMP 87 55 56 14 56 25 25 25 25 25 25 26 21311 21311 21311 225117 21311 225117 21511 225117 21511 225117 21511 21511 21511 21511 21511 21511 21511 21511 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215511 215511	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFECT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISED SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS INISED GET USR'S CALL ADDRESS INISED SUCCESSFUL ADDRESS IN R-L RESTORE FLAGS AND EIECUTE RETURN SUCCESSFUL ADDRESS SUCCESSFUL CALL ADDRESS NFLACE JUMP ADDRESS IN R-L RESTORE FLAGS AND EIECUTE RETURN SUCCESSFUL ADDRESS SESTORE STACE POINTER TO MSTCE PESTORE SALE POINTER TO MSTCE JUT USR'S ALDRESS AT MSTCR-2 JET LETURN POINT FOR UNSUCCESSFUL CALL/RET LIECUTION STIP GET OR IJNAL STACE POINTER VALUE RETRACK MIDDLE ORDER OCTAL PART WHICH IS LON ORDER ADDRESS FILL H WITE 0'S SAVE AT MSTCR-2 CET OR IGINAL STACK POINTER VALUE SET RETURN ADDRESS FILL H WITE 0'S SAVE AT MSTCR-2 CET OR IGINAL STACK POINTER VALUE SET ACK POINTER TO THIS VALUE SET ADDRESS - ORIGINAL STACK ON IGINAL STACK POINTER VALUE SET RETURN ADDRESS AT MSTCR CALL PET OR IGINAL STACK POINTER TO THIS VALUE SET RETURN ADDRESS AT MSTCR CALL SET RETURN ADDRESS AT MSTCR CALL SET ACK POINTER TO THIS VALUE SET RETURN ADDRESS AT MSTCR CALL SET ACK POINTER TO THIS VALUE SET ACK POINTER TO THIS VALUE
- - - - - - - - - - - - - -	INJMP INJMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADP POAD P	IND A E D D INST INST INST INST INST INST INST INST	A 20 P RUCTION CMESC CAISC STTSC FINI	CMP COMP COMP 87 55 56 14 56 25 25 25 25 25 25 26 21311 21311 21311 225117 21311 225117 21511 225117 21511 225117 21511 21511 21511 21511 21511 21511 21511 21511 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215411 215511 215511	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFECT LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISED SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OPERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS FASS IN D-E SUCCESSFUL ALL ADDRESS INISED GET USR'S CALL ADDRESS INISED SUCCESSFUL ADDRESS IN R-L RESTORE FLAGS AND EIECUTE RETURN SUCCESSFUL ADDRESS SUCCESSFUL CALL ADDRESS NFLACE JUMP ADDRESS IN R-L RESTORE FLAGS AND EIECUTE RETURN SUCCESSFUL ADDRESS SESTORE STACE POINTER TO MSTCE PESTORE SALE POINTER TO MSTCE JUT USR'S ALDRESS AT MSTCR-2 JET LETURN POINT FOR UNSUCCESSFUL CALL/RET LIECUTION STIP GET OR IJNAL STACE POINTER VALUE RETRACK MIDDLE ORDER OCTAL PART WHICH IS LON ORDER ADDRESS FILL H WITE 0'S SAVE AT MSTCR-2 CET OR IGINAL STACK POINTER VALUE SET RETURN ADDRESS FILL H WITE 0'S SAVE AT MSTCR-2 CET OR IGINAL STACK POINTER VALUE SET ACK POINTER TO THIS VALUE SET ADDRESS - ORIGINAL STACK ON IGINAL STACK POINTER VALUE SET RETURN ADDRESS AT MSTCR CALL PET OR IGINAL STACK POINTER TO THIS VALUE SET RETURN ADDRESS AT MSTCR CALL SET RETURN ADDRESS AT MSTCR CALL SET ACK POINTER TO THIS VALUE SET RETURN ADDRESS AT MSTCR CALL SET ACK POINTER TO THIS VALUE SET ACK POINTER TO THIS VALUE
3 1121 122 123 124 125 1125 1125 1125 1125 1125 1125 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1141 1155 1155 1154 1155 1156 1162 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170	INJMP PLCMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADT MOVI DAD MOVI DAD KEVE LELALIN LELALI	IND A E D E H D IN H C D E H C C C C C C C C C C C C C	A 20 P RUCTION CMESC CAISC STTSC FINI	CHP COMPUT CHP COMPUT ST 100 ST 200 ST 200 213 213 213 213 213 213 213 213 213 213 213 213 213 213 213 213 213 214 215 215 215 215 215 216 2175 2175 2175 2175 2175 2175 2175	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISHED OF TO CRIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISHED STORE T'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OFERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL ADDRESS IN SEC STORE THE ADDRESS IN SEC STORE FLACS AND EXECUTE RETURN SUCCESSFUL ADDRESS RESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL ADDRESS RESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL/RET EXICORS THP CET OFISAL SACE POINTER TO THIS VALUE RESTORE STACE POINTER TO THIS VALUE RETURN ADDRESS - ORIGINAL STACE UPDATE PSAVE AND SAVE JET OFCODE EXTRACT MIDDLE ORDER OCTAL PART WEICH IS LOW ORDER ADDRESS SAVE AT MSTCK-2 GET ORIGINAL STACK POINTER VALUE RESTORE STACK POINTER TO THIS VALUE RESTORE ORIGINAL STACK OF NER VALUE RESTORE OR OF OR THE ADDRESS SAVE AT MSTCK-2 GET OR ISLAN STACE POINTER VALUE RETURN ADDRESS - ORIGINAL STACE JET OR ON ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE RESTRACE RIDER ORDER OCTAL PART WHICH ADDRESS AT MSTCR JET OR ON ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE LE HETURN ADDRESS AT MSTCR JET OR OR ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE LET ACK POINTER TO THIS VALUE LET ACK POINTER TO THIS VALUE LET ACK POINTER TO THIS VALUE SAVE AT MSTCK-2 GET ORIGINAL STACK POINTER VALUE LET ACK POINTER TO THIS VALUE
	INJMP INJMP PLUMP PCH PCH RTYF CALTY BNSB NETYP FLRS RSTTY CALSC SAVPS	ADP POAD P	IND A E D D INST INST INST INST INST INST INST INST	A 20 P RUCTION CMESC CAISC STTSC FINI	CHP COMPUT 87 51 62 14 52 14 56 15 22 56 17 21 22 51 22 52 24 24 24 24 24 24 2011 23 24 24 24 24 24 25 24 21 24 25 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 <t< td=""><td>TF ROUTINE THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS POINT TO BIGH ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS PONT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPLETE BRACEAM COUNTER FINISBED ON ROUTINES COMPLETE BRACEAM COUNTER FINISBED GET USER'S JUMP-TO ADDRESS COMPLETE BRACEAM COUNTER FIST STACE POFRATION GET JUMP ADDRESS COMPLETE BRACEAL ADDRESS COMPLETE BRACEAL ADDRESS FASS IN D-E SLOCESSFUL CALL ADDRESS IN SHED GET USER'S SAVED ADDRESS IN SHED GET USER'S SAVED ADDRESS FINISBED GET USER'S SAVED ADDRESS FISTORE FLAGS PUT USER'S SAVED ADDRESS RESTORE FLAGS PUT USER'S AND EXECUTE RETURN SUCE SSFUL ADDRESS RESTORE FLAGS FISTORE FLAGS FISTORE FLAGS FISTORE FLAGS FISTORE STACK POINTER TO MSTCE PUT USER'S ADDRESS A METCR-2 GET OF LINAL STACE POINTER VALUE RESTS FACK POINTER TO THIS VALUE REST STACK POINTER TO THIS VALUE FIST SAVE AND SSAVE FIL H WITH Ø'S SAVE AT MSTCK-2 GET OR IGINAL STACK PUT OR JOHAL STACK PUT ON ORIGINAL STACK PUT OR IGINAL STACK PUT WALDARSS FILL H WITH Ø'S SAVE AT MSTCK-2 GET OR IGINAL STACK PUT WALDARSS IFILL H-VITH Ø'S CHAL ADDRESS IFILL H-VITH Ø'S CHAL ADDRESS IFILL H-VITH Ø'S CHAL ADDRESS IFIL H-VITH Ø'S IFILH WITH Ø'S IFIL H-VITH Ø'S IFIL H-VITH Ø'S IFILH WITH Ø'S IFILH</td></t<>	TF ROUTINE THE OFFSET COMPUTE THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS POINT TO BIGH ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS PONT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPLETE BRACEAM COUNTER FINISBED ON ROUTINES COMPLETE BRACEAM COUNTER FINISBED GET USER'S JUMP-TO ADDRESS COMPLETE BRACEAM COUNTER FIST STACE POFRATION GET JUMP ADDRESS COMPLETE BRACEAL ADDRESS COMPLETE BRACEAL ADDRESS FASS IN D-E SLOCESSFUL CALL ADDRESS IN SHED GET USER'S SAVED ADDRESS IN SHED GET USER'S SAVED ADDRESS FINISBED GET USER'S SAVED ADDRESS FISTORE FLAGS PUT USER'S SAVED ADDRESS RESTORE FLAGS PUT USER'S AND EXECUTE RETURN SUCE SSFUL ADDRESS RESTORE FLAGS FISTORE FLAGS FISTORE FLAGS FISTORE FLAGS FISTORE STACK POINTER TO MSTCE PUT USER'S ADDRESS A METCR-2 GET OF LINAL STACE POINTER VALUE RESTS FACK POINTER TO THIS VALUE REST STACK POINTER TO THIS VALUE FIST SAVE AND SSAVE FIL H WITH Ø'S SAVE AT MSTCK-2 GET OR IGINAL STACK PUT OR JOHAL STACK PUT ON ORIGINAL STACK PUT OR IGINAL STACK PUT WALDARSS FILL H WITH Ø'S SAVE AT MSTCK-2 GET OR IGINAL STACK PUT WALDARSS IFILL H-VITH Ø'S CHAL ADDRESS IFILL H-VITH Ø'S CHAL ADDRESS IFILL H-VITH Ø'S CHAL ADDRESS IFIL H-VITH Ø'S IFILH WITH Ø'S IFIL H-VITH Ø'S IFIL H-VITH Ø'S IFILH WITH Ø'S IFILH
3 1121 122 123 124 125 1125 1125 1125 1125 1125 1125 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1121 1141 1155 1155 1154 1155 1156 1162 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170 1170	INJMP INJMP PLCMP PCH PCH PCH PCH PCH PCH PCH PCH PCH PC	ADP PDADY PDAD	IND A E D D Z H D S A V S S A V S S A V S S A V S S A V S S S A V S S S S	A 20 P RUCTION CMESC CAISC STTSC FINI A CP CRPP	CHP COMPUT CHP COMPUT CHP COMPUT SF SE	TF ROUTINE MULTIPLY BY TWO SET UP FOR COMPUTING THE OFFSET LOW ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS POINT TO BIGH ORDER ADDRESS RIJR ORDER ADDRESS COMPUTE THE JUMP ON ROUTINES CET ORIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISHED OF TO CRIGINAL VALUE OF B-L UPDATE PROGRAM COUNTER FINISHED STORE T'S JUMP-TO ADDRESS FASS IN D-E SUCCESSFUL JUMP ADDRESS COMPLETE BRANCH OFERATION GET JUMP ADDRESS FASS IN D-E SUCCESSFUL ADDRESS IN SEC STORE THE ADDRESS IN SEC STORE FLACS AND EXECUTE RETURN SUCCESSFUL ADDRESS RESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL ADDRESS RESTORE STACE POINTER TO MSTCE PETURN SUCCESSFUL CALL/RET EXICORS THP CET OFISAL SACE POINTER TO THIS VALUE RESTORE STACE POINTER TO THIS VALUE RETURN ADDRESS - ORIGINAL STACE UPDATE PSAVE AND SAVE JET OFCODE EXTRACT MIDDLE ORDER OCTAL PART WEICH IS LOW ORDER ADDRESS SAVE AT MSTCK-2 GET ORIGINAL STACK POINTER VALUE RESTORE STACK POINTER TO THIS VALUE RESTORE ORIGINAL STACK OF NER VALUE RESTORE OR OF OR THE ADDRESS SAVE AT MSTCK-2 GET OR ISLAN STACE POINTER VALUE RETURN ADDRESS - ORIGINAL STACE JET OR ON ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE RESTRACE RIDER ORDER OCTAL PART WHICH ADDRESS AT MSTCR JET OR ON ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE LE HETURN ADDRESS AT MSTCR JET OR OR ORDER ADDRESS SAVE AT MSTCK-2 GET OR ORIGINAL STACK POINTER VALUE LET ACK POINTER TO THIS VALUE LET ACK POINTER TO THIS VALUE LET ACK POINTER TO THIS VALUE SAVE AT MSTCK-2 GET ORIGINAL STACK POINTER VALUE LET ACK POINTER TO THIS VALUE

tion. Furthermore, all these branch type instructions have about eight other variations depending on flag conditions. So we must:

- 1. Save the original address.
- 2. Substitute our own address.
- 3. Restore the flags.
- 4. Decide whether we branched or not, and take the appropriate action.

The appropriate action is:

- Update PSAVE depending on whether the branch occurred or not.
- Update SSAVE depending on whether a stack operation occurred or not.

Note that the instruction PCHL (replace the program counter with value in H and L) needs special treatment. A halt instruction should not be executed!

This necessitates a lot of branching around depending on what we have to do. The code may take some study to understand. The entry point is at 1000 hexadecimal (all numbers are in hexadecimal).

Upon entry it is assumed that PSAVE is set to the starting address. Space is provided for a jump to a user-defined display routine and to return to the user's monitor. The reentry point is at SSTEP. The ORG for the programmable memory execution area allows about 30 bytes of an auxiliary storage area after the register save area and before the end of the 1 K byte block of memory. In practice, the setting of MSTCK controls the register storage location.

Author's Note:

The program in listing 1 has been written for use on the 8080 microprocessor based Hewlett-Packard 2649A terminal. This is to be used in conjunction with a disk storage system as the controller for 40 point of sale cash registers of a large department store chain. That is my professional interest.

This code was adapted from the original (and well debugged) source code. It should work fine. It is in a somewhat nonstandard Intel 8080 assembly code format. There are a few abbreviations and fixed format. Mostly I wanted to present some of the concepts that are involved.

I have an IMSAI which I am configuring from the ground up. The whole monitor with display, change, go, single stepping and breakpoint commands takes about 1 K bytes of memory.

Circle 32 on inquiry card,



The Independent Newsletter of Heath Co, Computers



The independence of b_{BBOO} is a crucial factor in its significance to users (and prospective users) of Heath Co. computers. Information on new products is presented to B_{BBOO} readers as it leaks out of Benton Harbor, not held back to suit the plans of the manufacturer. This has been true from its first issue, which directed attention to the 8080 and LSI-11 months before any advertising appeared on the H8 and H11. b_{BBOO} features candid accounts of owners' experiences with their computers--this is far more valuable than an article based on the opinions of a single reviewer. It shares news of compatible hardware & software from other vendors as well as reviews of books that can help you get the most out of your computer system.

Every issue of *Buss* travels by first class mail (outside North America it goes by air for only \$2 extra). Your 12-issue subscription can be on its way to you within a week. You have the choice of starting either with the latest issue or with all available back issues. Send \$7.50 to *Buss*, 325-B Pennsylvania Ave. SE, Washington, DC 20003.

Solution to Machine Language Puzzler (see page 52)


The subroutine calls itself, and an infinite loop is set up that is exactly one instruction in length. Each time the CALL is executed, however, a return address of 0000 is pushed onto the stack. As a result of the LXI SP, FFFD instruction, the stack area will begin immediately adjacent in address to the CALL (recall that PUSH causes stack data to enter one address below that of the current stack pointer). Furthermore, the stack will grow away from the address of the CALL instruction.

At first, the LXI instruction code will be replaced by 0s, which is the value for each byte of the CALL's return address. As time progresses, two bytes at a time are cleared as 0000 return addresses are repeatedly pushed.


Eventually, all memory lower in address than the CALL will be cleared. When the stack attempts to grow below address 0000, it will wrap around to the top of memory and begin to affect the CALL instruction code. Since the last byte of each push enters an *odd* address, a byte pair constituting the 0000 return address will enter at hexadecimal addresses 0000 and FFFF, respectively. This action changes the high byte of the CALL address.

The next CALL will then be to address 00FD. Since 0s have been written in all other memory, the processor will execute NOP instructions until address FFFD, when one final CALL will be executed. This time, the last two remaining bytes of nonzero code (the CALL instruction code) are overwritten with zeros. Henceforth, starting at address FFFD, the processor will cycle through memory in NOPs, forever. In short, all memory is cleared and the processor hangs up.

The same operation occurs as in part (a), except when the NOP instructions are executed. We assume, as is typical of most machines, that uninstalled memory returns hexadecimal FF when addressed. In this case, FFFD and FFFE are not cleared, because FF, when executed, causes a RST 7. Now 0101 as a return address to RST 7 is pushed repeatedly, and eventually LXI B, 0101 is executed forever in a loop between hexadecimal addresses 0000 and 0102.



Elements of Statistical Computation






Figure 2: Second method of calculating the mean of a set of data. The data is examined only once and it does not need to be stored.

Figure 1: Calculation of the mean of a set of data. Using this method, the data values are used twice: once for input and the second time for summation. The method is wasteful of both time and memory.

Alan B Forsythe, PhD University of California Health Services Computing Facility Los Angeles CA 90024

The *mean* (average) is a frequently used statistic to summarize a set of data. It is used to report a *typical* value. For example, suppose we surveyed five automobile dealers and asked the price of the super luxury model car. The prices quoted for the car are:

Dealer	Price
I	\$48,499
2	\$48,503
3	\$48,500
4	\$48,498
5	\$48,500

We could report the average price as:

The sample mean price is \$48,500.

The mean is defined as the sum of the values divided by the number of values. This can be written using the symbol Σ (the Greek capital sigma) to stand for the result of summation. The average of N values is:

mean =
$$\frac{1}{N} \Sigma X$$

The sigma indicates a *sum* over all the data points.

Let's look at two algorithmic flowcharts for the calculation of the mean. The first, figure 1, reads all the data and stores it in array X. Next, it sums the values and performs the division. The second flowchart, figure 2, takes advantage of the fact that we really do not need to keep the values in memory to form the average. Each value is added to the total sum as it is entered. The program loops through the data once rather than twice. The second method is more efficient because it uses less memory, is faster, and uses fewer instructions. This difference in efficiency may not be critical when only five values are being averaged, but when many observations are involved, the importance increases.

```
REM FIRST PROGRAM TO CALCULATE THE MEAN
10
20
30
     DIM X(5)
     LET N=5
40
     LET S=0
50
     FOR I=1 TO N
     INPUT X(I)
60
70
     NEXTI
80
     FOR I=1 TO N
90
     LET S=S+X(I)
100
     NEXT (
110
     LET M=S/N
     PRINT "THE MEAN IS "; M
120
130
     STOP
*RUN
748499
                           Listing 1: BASIC program
748503
?48500
                           to perform the algorithm
748498
                           given in figure 1. Note the
748500
THE MEAN IS 48500
                           storage of data in array X.
```

10 REM SECOND PROGRAM TO CALCULATE THE MEAN 30 LET N = 5 40 LETS = 050 FOR I=1 TO N 60 INPUT X 65 LET S = S+X70 NEXTI LET M = S/N110 PRINT "THE MEAN IS "; M 120 130 STOP Listing 2: BASIC program *RUN to perform the algorithm ?48499 ?48503 given in figure 2. It is faster ?48500 than the program in listing ?48498 748500 1, since it uses the data THE MEAN IS 48500 only once. It also uses less memory space since the

data is not stored.

There is another difference worth mentioning. A noticeable pause between the entry of the last value and the printing of the average may result when the program in listing 1 is run, since the calculations are concentrated at this point in the program. Since the program in listing 2 does the summing after each data entry, the effect is a quick final response. Of these two methods, one is more efficient even though both would give the same answer.

There is another statistical calculation in which we can easily obtain the wrong answer unless we are careful. The average of a set of values gives only part of the picture. You may have heard of the man who drowned in a river that had an average depth of two feet. He happened to be in a section that was 12 feet deep. The moral is that we often want to know how much the values vary from the mean. This is commonly reported as the standard deviation. The usual symbol for the mean is \overline{X} (read this as "X bar") and the standard deviation is abbreviated as the letter s. It is also convenient to have a name for s². It is called the variance, and its definition is:

$$s^2 = \frac{1}{N-1} \Sigma (X - \overline{X})^2$$

where N is the total number of samples taken. It follows, then, that the standard deviation is:

$$s = \sqrt{\frac{1}{N-1}\Sigma (X-\overline{X})^2}$$

The sigma (Σ) once again tells us that we are to perform a sum. This time we sum the

deviations from the mean after we have squared them. That is, for each value we first subtract the mean. Next, we multiply the difference by itself to form its square. We add these squared differences for all the values and then divide by N-1. The last step to obtain the standard deviation is to take the square root of s². It is calculations like these that make statisticians appreciate computers.

Before we move on to programs for the calculation of the standard deviation, let us work through these calculations for our example automobile prices. Remember that the average price was \$48,500. The price from the first dealer was \$48,499. The first dealer deviates from the mean by (49,499-48,500) or -1 dollar. The square of this deviation is 1. That is the first part of our sum. The squared deviation from the average for the second dealer is 9, and so on. The sum for all five dealers is 14. When we divide by 4 and then take the square root, we obtain a standard deviation of 1.87. The smaller this value, the closer the set of observations are to their mean. A large standard deviation tells us the data varied greatly from observation to observation. A standard deviation of zero says that all the observed values were equal to each other.

If you were to go to a statistics book you would probably find another formula for this calculation which is sometimes called the computing formula. This method of calculation uses the fact that $\Sigma (X-\overline{X})^2$ is algebraically identical to $\Sigma X^2 - N\overline{X}^2$. This tells us that we can calculate the sum of the squares of the individual values without sub-

tracting the mean each time. We can multiply the square of the mean by N and subtract.

Mathematically these two formulas give the same answer. *Numerically* they are different. Why? They differ because our computers do not store or calculate numbers perfectly. If each number is stored in our computer in four 8 bit bytes, or 32 bits, we have about 7 digit accuracy for any single step in our calculation. The second formula lets the errors accumulate. This fact is not considered in the mathematical proof.

10 15 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160	REM POOR PROGRAM FOR CALCULATING THE REM MEAN AND STANDARD DEVIATION LET N=5 LET S=0 FOR I=1 TO N INPUT X LET S=S+X LET S2=S2+X*X NEXT I LET M=S/N PRINT "THE MEAN IS "; M LET D=N*M*M LET V=(S2-D)/(N-1) LET S=SORT(V) PRINT "THE STANDARD DEVIATION IS "; S STOP
*RUN ?4849 ?4850 ?4850 ?4849	9 3 0 8

Listing 3: Incorrect program for calculating the mean and standard deviation of a set of data. This program correctly calculates the mean but arrives at an incorrect value for the standard deviation.

THE STANDARD DEVIATION IS 0

THE MEAN IS 48500

10	REM REASONABLE PROGRAM TO CALCULATE
15	REM MEAN AND STANDARD DEVIATION
20	LET N=5
30	LET S=0
40	LET S2=0
50	FOR I=1 TO N
60	INPUT X
65	LET D=X-S
70	LET S=S+D/I
80	$LET S2=S2+D^{*}(X-S)$
90	NEXTI
110	PRINT "THE MEAN IS" ; S
130	LET $V=S2/(N-1)$
140	LET S=SQRT(V)
150	PRINT "THE STANDARD DEVIATION IS "; S
160	STOP
*RUN	
?4849 ?4850	-
24850	
74849	-
24850	
	JEAN 15 48500
	STANDARD DEVIATION IS 1.87083
1463	TANDARD DEVIATION IS 1.67063

Listing 4: Accurate program for calculating the mean and standard deviation.


Why is this second form given in books? First of all, some calculators work with more digits than many personal computers. Secondly, it is much easier and faster than using the formula for the definition. The Hewlett-Packard HP-21 calculator shows 10 decimal digits, as does the Texas Instruments SR-52. They can afford the luxury of roundoff error that seriously hurts those with 32 bits. Before we show how we can almost get the best of both worlds, let us look at the numerical results of using this calculating formula on computers in which each number is kept in four bytes. (The IBM 370 single precision and many microcomputer BASICs are just two common examples.)

The program in listing 3 correctly gives the mean as 48,500. The standard deviation is computed to be 0. This is incorrect. All the prices are not equal to 48,500. Several books of BASIC programs include the calculation of the standard deviation. Those I checked out give the wrong answer for this set of data.

We know that we get accurate results if we first calculate the mean and use the differences from it in our calculation of the standard deviation. But we would like to avoid keeping all the data values in memory. Another alternative is to enter the data twice, but this seems unreasonable. A compromise between the two calculating forms that is not very sensitive to the accumulation of roundoff errors is available. The principle is to calculate a provisional mean as each value is entered, and to square the deviations from this mean.

The program in listing 4 reports the standard deviation for this set of data correctly as 1.87. This program is not as obvious as it may look. Notice that line 70 has a division by 1 and not N in the calculation of the mean. Line 80 also has a little trick. The product of D and X-S is not D*D, because S has been changed since D was last calculated. If you have trouble working through the algebra, put print statements after lines 65, 70 and 80.

While writing statistical programs for microcomputers, I have been reminded of several important facts I hope you will keep in mind. Good programming takes thought. We must balance several factors: speed, accuracy and memory requirements. Algebra is an essential tool, but we must remember that our machines have finite precision and adjust our program accordingly. A small machine can be quite potent, given adequate software.



All fees, relocation and interviewing expenses assumed by company.



- North Star check balancing program. . .\$50.00
- Centronics 779 tractor \$950
 1999 00

Horizon	11 855, \$ 1000 \$ 1355.00
Mail Order Only.	TORA SYSTEM 29-02 23rd Avenue Astoria NY 11105 (212) 932-3533

Circle 291 on inquiry card.

2340 SW Canyon Road

Portland, Oregon 97201

(503) 226-7760


noule

Orégon

Software ne

TWX 910-464-4779

Circle 346 on inquiry card.



An Audible Logic Test Probe

James L Woodward

Most logic probes require the placement of a point on the lead to be checked and the surveillance of a light emitting diode (LED) indicator. In a well-lit room, this is sometimes difficult to interpret and often requires three hands. The probe offered here has an audio output that is off when the probe is floating, emits a low tone for a low state, and a tone one octave higher for a high state. Pulse trains and single pulses are monitored with a pair of LEDs, and the probe can be anything from a rough length of wire to a lead clip; none of the values are critical.

Construction

For use as a simple state checker, the construction is completely noncritical. However, if the circuit is to be used to measure high frequency circuits, it should be built using good technique, with plenty of bypass capacitors on a good quality board. Note that there are audio frequencies to be bypassed as well as high frequency information (a couple of capacitors in the microfarad range across the power supply would be wise). Practically any NPN transistors will do in the circuit of figure 1.

Theory

The timer, 1C2, is wired to produce a pleasing tone frequency for the high state. This is divided by two by IC1b for the octave-lower low output. With no voltage on the probe, the 330 Ω resistor on the emitter of the transistor holds pin 8 of IC3c high, despite the audio on the other input. Similarly, pin 2 of IC3a floats in a high state. The signal is inverted by IC3a and holds the output of IC3b high. With both inputs high, IC3d is low and, while a small DC current flows through the speaker, no sound is produced. A high level on the probe has no effect on IC3a and IC3b, but allows the


Circle 70 on inquiry card.

transistor to conduct, thus forcing pin 9 of IC3c high and allowing the audio frequency through in inverted form (the inversion is irrelevant in this application). Since the other input of IC3d is high, the audio goes straight through to the speaker. A low on the input probe produces the complementary effect; being inverted by IC3a, it allows IC3b to output the low frequency from the divider, which goes through IC3d and the speaker.

Having half of a 7474 flip flop available. I decided to add a simple pulse catcher and pulse train monitor. IC1a is also wired as a divide by two, with both outputs going to LEDs. A single pulse will change the states of the two LEDs (as will a loose touch on the probe, so better use a clip for this), while a train will light them both. Technically, the duty cycle of the pulse train affects the relative brightness of the two lamps and the combination of the two audio frequencies. but I doubt that this is useful in a real case. However, the audio frequency shift is a rapid indication of the presence of a nonsteady state. The logic of the divide by two pulse catcher may be extended by cascading several counters to divide the frequency of a fast pulse train down to the point where it could be mounted by eye, stopwatch, or frequency counter.



Phone (408) 249-9255



MAXIMIZE YOUR MICRO! 8080/Z80 System Software

Purchasing a microcomputer system, even at today's low prices, is a significant investment. And to utilize that investment to its full extent requires a solid base in system software. Don't just accept what comes with your hardware... there's a better alternative!

OPUS/ONE: Business-oriented, block-structured high-level language. Includes such capabilities as extended arithmetic precision (up to 55 digits), multi-character variable names, and easy to use string operations. Includes a built-in DOS with random access files.

OPUS/ONE \$99.00

FORTE: An OPUS run-only system monitor, perfect for end-user installations. Runs all OPUS Language programs.

FORTE \$60.00

S.O.S.: (Single-user Operating System) A fullfunction DOS which *includes* OPUS/THREE, a text editor (TEXTED), an assembler (ASSEMBL), and a package of useful system utility programs.

TEMPOS: The ultimate microcomputer system software package. A multi-user/multitasking DOS which will handle up to 7 interrupt-driven terminals simultaneously, in a true time-sharing environment. Includes OPUS/THREE, TEXTED, ASSEMBL, and many utility programs.

TEMPOS \$785.00

All packages are upward-compatible. That is, programs and data developed under OPUS/ONE may be run at any higher level, up to and including TEMPOS.

Standard device drivers are available for many common peripherals; all packages include System Generation capability, allowing the user to *interactively* add drivers for any I/O device, including disc drives.

Dealer & O.E.M. inquiries invited.



1642 S. Parker Road, Suite 300 Denver, Colorado 80231 (303) 755-9694

Event Queue

In order to gain optimum coverage of your organization's computer conferences, seminars, workshops, courses, etc, notice should reach our office at least three months in advance of the date of the event. Entries should be sent to: Event Queue, BYTE Publications Inc. 70 Main St. Peterborough NH 03458. Each month we publish the current contents of the queue for the month of the cover date and the two following calendar months. Thus a given event may appear as many as three times in this section if it is sent to us far enough in advance.

January 8 & 9, The First International Symposium on Mini and Microcomputers in Control, Islandia Hyatt House, San Diego CA. The symposium is sponsored by The International Society for Mini and Microcomputers (ISMM) and IEEE Control Systems Society. Over 50 papers are to be presented including tutorials and surveys. Contact Computers in Control Symposium, POB 2481, Anaheim CA 92804, (714) 774-6144.

January 8-12, Structured Programming and Software Engineering, George Washington University, Washington DC. This course is designed for experienced program architects, designers and managers. It will provide up to date technical knowledge of logical expression, analysis and invention for performing and managing software architecture, design and production. Presentations will cover principles and applications in structured programming and software engineering. Design workshops with analysis and review sessions will provide actual practice in problem solving. Contact George Washington University, Continuing Engineering Education, Washington DC 20052.

January 11-13, Software Engineering for Mini/Microcomputer Systems Seminar, Airport Marina Hotel, Los Angeles CA. Polytechnic Institute of New York and the Institute for Advanced Professional Studies are presenting a 3 day seminar for hardware designers and programmers. This seminar will cover computer system design concepts within the context of the operation and application of the LSI-11. Contact Prof Donald D French, Institute for Advanced Professional Studies, 1 Gateway Ctr, Newton MA 02158, (617) 964-1412. January 12-14, PerBizComp '79, Washington Hilton Hotel, Washington DC. Business and personal microcomputer show. Contact Felsburg Associates Inc, 12203 Raritan Ln, POB 735, Bowie MD 20715, (301) 262-0305.

January 15-17, Bit-Slice Microcomputer and Digital System Design Seminar, Airport Marina Hotel, Los Angeles CA. Polytechnic Institute of New York and the Institute for Advanced Professional Studies are presenting this 3 day seminar for digital systems engineers. This seminar will cover review of computer architecture and organization, design principles for bit-slice digital systems, introduction to microprogramming, detailed study of the 2900 bit-slice family and comparison with similar hardware, survey of firmware aids and support tools for system development, an introduction to emulation techniques, and trends in bit-slice digital system design. Contact Prof Donald D French, Institute for Advanced Professional Studies, 1 Gateway Ctr, Newton MA 02158, (617) 964-1412.

January 15-17, Minicomputers and Distributed Processing, San Francisco. This 3 day seminar will examine the uses, economics, programming and implementation of minicomputers. Contact Philip M Kowlen, director, Center for Continuing Education, The University of Chicago, 1307 E 60th St, Chicago 1L 60637.

January 16-18, The Seventh International Symposium on Mini and Microcomputers, Disneyland Hotel, Anaheim CA. The symposium is sponsored by The International Society for Mini and Microcomputers. The symposium will cover all aspects of mini and microcomputers and their applications. Over 60 papers are to be presented. Contact MIMI'79 Anaheim, POB 2481, Anaheim CA 92804, (714) 774-6144.

January 17-19, Distributed Minicomputer Networks, Ramada Inn, Arlington VA. This seminar will address the minicomputer from the viewpoint of the distributed network user. The structure and management of a large data base and software problems with the tradeoffs of languages utilized, hardware types, input and output options, device controllers, system failure and recovery, sample application case studies and the economics of minicomputer applications will be covered in depth. Contact The Institute for Professional Education, Suite 601, 1901 N Fort Myer Dr, Arlington VA 22209, (703) 527-8700.

January 24-27, International Micro-

ΕN

HE

YST

computers/Minicomputers Microprocessors '79/Japan, Harumi Exhibition Center, Tokyo. Contact ISCM, 222 W Adams St, Chicago IL 60606, (312) 263-4866.

January 29-31, 27th Annual Physics Show, New York Hilton Hotel, New York. This show is to be held in conjunction with the combined annual meeting of the American Physical Society and the American Association of Physics Teachers. Contact Ed Greeley, American Institute of Physics, 335 E 45th St, New York NY 10017.

January 30-February 1, Communication Networks Conference and Exposition, Sheraton Park Hotel, Washington DC. Designed to bring together communication network users, consultants, vendors and regulatory officials so that issues can be discussed and analyzed. It is particularly aimed at executives and managers who purchase communication products and services. Contact The Conference Company, 60 Austin St, Newton MA 02160.

February 1-3, Microprocessor Programming Workshop With a Take-Home Microprocessor, Jefferson Plaza Building, Arlington VA. Sponsored by the IEEE, this 3 day workshop is intended for the practicing engineer, engineering manager and programmer. The course objective is to provide state of the art information in order to acquire an understanding of the place of microprocessors as replacements for wired logic and as controllers, to provide the capability of understanding the design of systems involving microprocessors, and the ability to program the Motorola M6800 microprocessor in machine language. All students will have their own microprocessors and laboratory equipment. Contact IEEE Service Ctr. 2145 Hoes Lane, Piscataway NJ 08854.

February 13-15, The National Office Exhibition and Conference, Harbour Castle Hilton Convention Center, Toronto Ontario. This 3 day exhibition will provide a showplace for approximately 100 exhibitors in the areas of word processing, office computers, office equipment and fumiture. Contact Canadian Office Magazine, 2 Bloor St W, Suite 2504, Toronto Ontario, CANADA M4W 3E2, (416) 967-6200.

February 14-16, The IEEE International Solid-State Circuits Conference, Philadelphia PA, Forum for the presentation of new advancements in all aspects of solid-state circuits. Contact Lewis Winner, 301 Almeria Av, POB 343788, Coral Gables FL 33134.

March 19-20, Microcomputers: Operating Principles, Hardware and Software Seminar, Holiday Inn, Palo Alto CA. Polytechnic Institute of New York and the Institute for Advanced Professional Studies are presenting this two day seminar for engineers, programmers, and technical managers involved with selection of microprocessors and design of microprocessor based systems. The seminar will cover the underlying concepts governing microprocessor operation, architecture, and systems design. Microcomputer elements and their interrelationships will be discussed, emphasizing features important in determining whether a particular microcomputer will be suitable for a given task. Contact Prof Donald D French, Institute for Advanced Professional Studies, 1 Gateway Ctr, Newton MA 02158, (617) 964-1412.

March 19-21, Modern Integrated Circuits, George Washington University, Washington DC. This course is structured to meet the needs of engineers, scientists and technical managers who desire a better understanding of the latest technological advances in the area of integrated circuits. As such it examines all aspects of integrated circuit technology, starting from fundamental principles of construction and operation, to the most recent devices, their characteristics and specifications. A significant part of the course deals with the application of integrated circuits in linear and digital systems. Specific topics to be covered include detailed design examples of circuits using operational amplifiers and active filters, as well as computer arithmetic units, registers and memories, Contact George Washington University, Continuing Engineering Education Program, Washington DC 20052.

March 21-23, Microcomputer Hardware and System Design Seminar, Holiday Inn, Palo Alto CA. Polytechnic Institute of New York and the Institute for Advanced Professional Studies are presenting this three day seminar for engineers, programmers and technical managers with a working knowledge of digital hardware design and familiarity with the underlying concepts governing microprocessor operation, architecture and systems design. This seminar will cover the operation, architecture, instruction set and design techniques for 8 bit microprocessors. The spectrum of applications from data processing to control will be illustrated with fully developed case studies. Contact Prof Donald D French, Institute for Advanced Professional Studies, 1 Gateway Ctr, Newton MA 02158, (617) 964-1412.

March 22-24, Future Fair, Memorial Coliseum, Portland OR. This northwest regional exposition will feature both professional and personal data processing products and services. Contact WES/ COM, POB 4047, Portland OR 97208.

March 25-28, Expo '79, Los Angeles Marriott, Los Angeles CA. Expo '79 is held in conjunction with the 16th Numerical Control Society Annual Meeting and Technical Conference. Contact Numerical Control Society, 1800 Pickwick Av, Glenview IL 60025, (312) 724-7700.



Put this T.I. 810 printer at the end of your system for fast and reliable hard-copy output.



Iow-cost input/output. \$99900* *plus 2% handling. Shipped freight collect. MICROMAIL + BOX 3297 + SANTA ANA: CA 92703 (714) 731-4338

Write or call for a free catalogue.



Photo 1: The IBM 704 data processing system. Along the left wall of the room is the magnetic core storage. The operator's console is in front of the central processing unit. Along the back wall is the power supply, printer, card reader and card punch. The magnetic tape units are lined up along the right side of the room.

History of Computers

The IBM 704

Keith S Reid-Green Software Systems Development Educational Testing Service Princeton NJ 08540

The IBM 704, announced in 1956, was almost the last vacuum tube computer, It was rendered obsolete by the 709 in 1959, which became the 7090 in less than a year. The addition of the zero suffix to the model number denoted the replacement of vacuum tubes by transistors and the start of the second computer generation. The 704 was very definitely a first generation machine in the tradition of the giant brains (see photo 1) of the 1940s and 1950s. The central processing unit occupied a huge L-shaped cabinet of about 120 cubic feet. There was not enough room in the cabinet for the 32 K 36 bit words of core storage that occupied its own box - another 100 cubic feet at least. Today the computing power contained in those two steel, glass and dark gray enamel cabinets can be equaled by a desktop machine; in fact the latter would easily outstrip the 704's 12 μ s instruction cycle. Nevertheless, the 704 was the ultimate computer of its time.

IBM software support for the 704 was almost nonexistent. Of course, in the days before operating systems and multiprogrammable computers, there wasn't much need for support. The assembler and a few general purpose subroutines could be acquired through SHARE (Society to Help Avoid Redundant Effort). On the other hand, support for the hardware was much in evidence. A customer engineer spent eight hours a day on the premises, including an hour long daily preventive maintenance session before the normal first shift began. The session included bringing up power, which took 15 minutes, and running diagnostics with voltages 20 percent above and below normal in an effort to find weak vacuum tubes. The effort was usually successful.

Before the advent of FORTRAN in 1958, written material for 704 programmers could be found in a single manual, *IBM Reference Manual*, 704 Data Processing System. Its 100 pages contained a description of the instruction set, operating instructions, an explanation of the virtues of assembler language coding, programming examples, explanations of the binary number system and binary arithmetic, and octal to decimal conversion tables.

The 704's input and output (IO) units consisted of a card reader, card punch, line printer, ten magnetic tape units, two magnetic drum units (each composed of four 2 K word drums) and a cathode ray tube. Off line, or peripheral, equipment consisted of three machines to process magnetic tape: card-to-tape, tape-to-card and tape-to-printer transfer devices. Important central processor features included floating point hardware and three index registers.

IBM designed the on line card reader for binary cards; cards containing machine language programs in binary object format. Since the 704 word length was 36 bits, cards were read row-wise into storage. Columns 1 thru 36 of the 9 row were read first, followed by columns 37 thru 72 of the 9 row, 1 thru 36 of the 8 row, etc. Columns 73 thru 80 could not be read; this restriction governs the present day format of the FORTRAN statement. Binary coded decimal punched cards, the kind that came out of keypunch machines, could be read by the off line card to tape transfer machine, but naturally it was frequently necessary to read such cards on line. A rather complex subroutine was required to convert these cards to internal 6 bit binary coded decimal, since they were punched column-wise and read row-wise.

The ten magnetic tape units were referred to in programming by unit numbers 0 thru 9. Unit numbers were dialed by the operator on each tape unit, hence it was possible to write two or three copies of a tape file simultaneously. Of course, the possibility of accidentally trying to read two files at once also existed, invariably resulting in a yellow *read check* light, a halted computer, and an embarrassed operator.

Tape was moved at 75 inches (190.5 cm) per second, transferring 200 bytes per inch (2.5 cm) in 7 track format. Byte and track parities were generated and checked automatically, although the words byte and parity were not yet used. Parity checking was called *redundancy checking*, and a byte was a *character*.

Probably the most remarkable piece of equipment on the 704 was the cathode ray tube. This early attempt to provide computer graphics capability was only partly successful. A 1024 by 1024 raster was addressable, but each point had to be All photos reproduced by permission of IBM Corporation.




Photo 2: The off line printer was coupled to a 727 tape unit by a 757 printer control unit. This and other peripherals permitted use of magnetic tape as the 704's primary medium of input and output.



Photo 3: The 711 on line card reader read 24 36-bit numbers in row binary format from columns 1 thru 72. Columns 73 thru 80 could not be read.



Photo 4: The 727 tape drive, over 20 years old, is similar in appearance to modern tape units. Note the address selector dial between the two rows of buttons.

individually addressed. There was no line generator and no character generator. The machine's 12 μ s cycle made it impossible to run a complex display without considerable flicker. One of the big demonstrations of the time was a tic-tac-toe program. Though only a few lines were required to display the game, the display flickered noticeably.

The primary intent of the cathode ray tube was for plotting, not interactive graphics. On a dedicated machine renting for \$600 per hour, who could have afforded interactive graphics? The video display system was composed of two units: the visible 21 inch (53.3 cm) screen and a 7 inch (17.8 cm) screen in a lightproof box. A shutterless camera recorded the picture on 35 mm film. Consequently, the 704 was one of the very few general purpose computers to include a "change film frame" instruction in its repertoire.

The central processing unit, or *calculator* as it is repeatedly called in the manual, centered around two registers: the accumulator and the multiplier-quotient (MQ) register. The accumulator performed addition, subtraction and logical operations. The MQ register served not only in multiplication and division but also as the register through which input and output transfers were made. Strangely, the accumulator was 38 bits long. It was composed of a sign and 35 numeric bits for arithmetic operations, a P bit used as the high order bit instead of the sign in overflow, shifting and logical operations, (ie: Boolean and byte manipulations), and a Q bit to the left of the P bit. The sole function of the Q bit seems to have been to generate obscure coding errors.


The 32,768 word maximum core storage required a 15 bit address portion in storage reference instructions. Three index registers, known to the 704's designers as registers A, B and C, were invariably referred to as indices 1, 2 and 4 by programmers, since the registers corresponded to those bits in the instruction's tag field. Indexing was subtractive, done by 2's complement arithmetic, and was another minor source of annoyance to programmers. Because of the subtractive indexing scheme, it was the usual practice to index through a table starting with the last word and moving toward the beginning.

Many other features of the 704 were a challenge to handle, but nevertheless the machine and its programmers contributed to more than just computer folklore. Several FORTRAN attributes that were developed on the 704 persist to the present day, for better or worse. The FORMAT statement, for example, was lifted bodily from an input subroutine originally meant to read punched cards and to convert specified fields to integer binary, floating point or binary coded decimal. The three branch IF statement, now mercifully replaced by a more comprehensible IF-THEN type, was designed around the 704's compare accumulator with storage instruction. This instruction processed the following instruction, or skipped one or two instructions depending on the accumulator being less than, equal to, or greater than the specified storage location.

Most of the numerical methods assoclated traditionally with Newton's iteration or infinite series expansions were developed and in many cases refined on the 704. Thus, the software subroutines that are presently used in personal computers, intelligent terminals and microprocessors owe their start to 704 programmers and applied mathematicians. The next time you take a square root or draw a circle on your video tube, remember the 704 – and be glad it's not around any more.



S-100 Bus Extender Board Kit



The Mullen TB-2 Extender Board kit retains the price of its predecessor and offers several new features. The built-in logic probe reads out into a 7 segment display, and includes a pulse catcher plus light emitting diode whose brightness corresponds to the duty cycle of a pulse stream. A general purpose kluge board section, with holes on 0.1 inch (0.25 cm) grid, aids development of circuits used in debugging or testing; an on board 5 V at 1 A regulator powers this section as well as the logic probe.

The TB-2 incorporates features of the previous model, such as links in the power supply lines for current measurement, fusing and independent supply switching; an edge connector label that identifies power, ground and S-100 bus signal pins; full width board size to allow use of card guides; and gold plated edge connector teeth that stand up to repeated insertion.

The Mullen Extender Board kit lists for \$35. Contact Mullen Computer Products, POB 6214, Hayward CA 94545. Circle 541 on inquiry card.

High Level Programming Language


SAM76 is an interactive high level computer language that introduces concepts for both the home computer and timesharing system users. It was designed to be simple enough for the novice to learn while meeting all the requirements of the most sophisticated users.

ASCII character is the only data type, allowing data to be anything from complicated commands to syntax characters. SAM76 mathematical capability includes arbitrary precision arithmetic. Over 150 defined bullt-in functions give the advanced user the ability to do such things as handle arbitrary size lists and treat them as data.

Object code is available on paper tape or TDL cassette format in several configurations for the Z-80 or 8080. A Poly-Morphic version on cassette tape and a CP/M disk version are available. All versions are coded for Apple and Zapple conventions with patch information on input and output (IO) vectors available. The SAM76 200 page language manual is available for \$12. The object code is \$6 (CP/M is \$10 for disk) and \$2 for the IO information. For further information contact SAM76, POB 257, Pennington NJ 08534.

Circle 542 on inquiry card.

Printer Mechanism for the Personal Computer Experimenter



This printer mechanism is for the personal computer user who is interested in constructing a bidlrectional dot matrix impact printer. Print speed is 120 characters per second with a line capacity of 80 characters. It uses standard 8.5 inch (21.25 cm) single or multiple copy paper. The paper is advanced by motor and pressure roller with a slew rate of 400 lines per minute. The mechanism uses ribbon cartridge with an independent motor. The unit has optoisolators for beginning of line, end of line and character positioning sensing. The price is \$399 including electronic interface. Write to MarComm Inc, POB 535, Ramona CA 92065.

Circle 543 on inquiry card.

New Book on Home Computer Applications

What's New?

PUBLICATIONS

Bugbook VII Teaches Microcomputer-Analog Converter Interfacing



The Bugbook VII, Microcomputer-Analog Converter Software and Hardware Interfacing augments the Bugbook series with an in-depth treatment of how 8080 family microcomputers are interfaced to real world analog devices for measurement, control and display applications. The 284 page soft-cover book combines practical examples of hardware and software analog converter interfacing techniques with a series of experiments in waveform generation, data acquisition and video display control. Bugbook VII begins with digital to

analog converter interfacing, and proceeds to software control of ramp, successive approximation, and dual slope analog to digital converters. Data acquisition approaches using software interrupts and real time clocks are compared. Sample and hold amplifiers and analog multiplexers used in many practical data acquisition systems are treated in a full chapter. Consideration is also given to the factors in selecting and interfacing packaged analog to digital and digital to analog data acquisition modules.

The book is priced at \$8.50 and is available from E&L Instruments Inc, 61 First St, Derby CT 06418.

Circle 611 on inquiry card.

Texas Instruments Offers Free Linear and Interface Circuits Guide



A new Linear and Interface Circuits Master Selection Guide (CL-329) is available free from Texas Instruments Inc. This 128 page product selection

Newman Computer Exchange Catalog Available

This 72 page minicomputer and microcomputer catalog is available from Newman Computer Exchange, 1250 N Main St, Ann Arbor MI 48104. The catalog lists a wide selection of new and used minicomputer and microcomputer products.

The minicomputer section lists primarily Digital Equipment and Data General items, while the microcomputer products include a variety of personal computers along with books, accessories, and hundreds of other items of interest to the computer enthusiast. Circle 614 on inquiry card.

guide and catalog is designed to provide a reference to Texas Instruments' linear and interface circuits.

This publication covers BIFET and bipolar operational amplifiers, voltage regulators, voltage comparators, line circuits, peripheral, MOS, memory and display drivers, sense amplifiers and special functions. Special function monolithic integrated circuits such as analog switches, analog to digital converters for processors, precision timers, and Hall effect switches are described with schematics, packaging information and key features. Basic descriptions and features are presented in short form to help users to select the proper integrated circuit.

The CL-329 Master Selection Guide contains a complete cross-reference guide which includes package and temperature designations. Write to Texas Instruments Inc, Inquiry Answering Service, POB 5012, M/S 308 (Attn: CL-329), Dallas TX 75222.=

Circle 613 on inquiry card.






The Mind Appliance: Home Computer Applications by T G Lewis is written for the serious personal computer user who wants to utilize the computer as a household appliance. This book contains dozens of BASIC language programs which will enable your computer to balance a checkbook, automatically dial the telephone, handle household budgets, and plan menus. These and many other ideas, such as writing poetry, drawing figures, and scoring music, are fully illustrated by actual programs that can be put to use. The book is written in an entertaining style that leads the reader into relatively complex programming situations with a minimum of effort. This 144 page book is priced at \$6,95 and is published by Hayden Book Company Inc, Rochelle Park NJ 07662.=

Circle 612 on inquiry card.

Attention Readers, and Vendors. . .

Where Do New Product Items Come From?

The information printed in the new products pages of BYTE is obtained from "new product" or "press release" copy sent by the promoters of new products. If in our judgment the neat new whizbang gizmo or save the world software package is of interest to the personal computing experimenters and homebrewers who read BYTE, we print the information in some form. We openly solicit such information from manufacturers and suppliers to this marketplace. The information is printed more or less as a first in first. out queue, subject to occasional priority modifications,



THE BEST FOR BOTH WORLDS Factory prime electronic equipment for both the discerning hobbyist and the professional

The New Hobby World Cataloa

Your source for factory prime, professional auality equipment. Computers, add-on boards, IC's, sockets, resistors, supplies, tools, test equipment, books, and more. Shop your buy list at Hobby World. You'll find what you want, and at a solid savinas.

This month's specials. -

16K MEMORY ADD-ON FOR TRS-80, APPLE. & EXIDY SORCERER

With RAMs, Jumpers, and Instructions. Hobby World price only \$98. (Specify when ordering)

THE NEW ELENCO 31/2 DIGIT SOLID STATE MULTIMETER

Tops in performance! Measures resistance to .01 ohms voltage to 100 µV, current to 1 µA. Our price only \$75 assembled & tested. \$60 kit.

16K STATIC RAM KIT, MODEL XVI.

IEEE S-100 compatible, requires only +5 Volts. 450 ns, fully buffered. Bank switching capability, Phantom Line, wait state, addressable in 4K blocks, New from CALIFORNIA COMPUTER SYSTEMS! Our Price only \$265 kit, \$27 Bare Board.

C-10 DATA CASSETTES

Perfect for TRS-80 and all recorders operating under KC or Tarbell standards. With positive tape path control. Price only \$2 each! 10 for \$17.50.

PROM PROGRAMMER

New from OAEI Pocket size, Read, program, verify, duplicate. Plugs into any read only PROM socket. With features like Zero insertion force socket, cermet trimmers, and 5' of connecting ribbon cable. Hobby World price only \$275.

Type # 1087 programs 2708's and TMS2716's Type # 1088 programs intel 2708's.

> Hobby World 19355 Business Center Drive #6 Northridge, CA 91324 SEND ME A CATALOGI

Name

City

Address

Order by mail. Just write. Or order by phone. Toil free outside California.

Slate

TELEPHONE ORDERS Inside Calif: 213 886-9200 Outside Calif: 800 423-5387



PORTABLE PAPER TAPE READER

No moving parts, interfaces with all microprocessors via an 8 bit parallel port. Complete with precision optical sensor array, high speed data buffers, all required handshake logic, 4 status LED's, flat ribbon interface cable and complete instructions. Hobby World price only \$74.00 kit, \$87.50 assembled and tested.

TRS-80 SOFTWARE

Order by Catalog Number.

CAT NO.	TITLE	LEVEL	PRICE
1093	Sargon: Chess Program	2	\$19.95
1040	Galactic Blockade Runner	1/2	9.95
1041	Star Trek III	2	14.95
1043	Small Business Bookkeeping	1/2	14.95
1045	Bingo	1/2	5.95
1036	SCI-FI Game Sampler	1/2	5.95
1037	The Magic Isle	1/2	5.95
1038	Inventory (Modular)	1/2	19.95
1047	Othello	1/2	5.95
1048	Machine Language Monitor	2	23.95
1049	Micro Text Editor	2	5.95
1050	100 Programs, Home, Business,		
	and Games	2	49.50
1051	Daily Biorhythm Program	1/2	5.95

SEND ME THE FOLLOWING SPECIALSI

Item	Quantity	Price
· · ·		
P	ostage/Handling	\$1.50
Satistaction 100% Guaranteed		

California Residents	add 6%	Sales Tax
Charge My MC		_
VISA		

Signature

Expiration,



196 BYTE january 1979

Circle 195 on inquiry card.

PLACE ORDERS TOLL FREE: 800/421-5809 Continental U.S. 800/262-1710 inside California


(EXPANDOR'S BLACK BOX PRINTER	TRS-80 (Capple II)
MICROPROCESSORS		This 64-character ASCII impact printer with 80-column capability	MEMORY EXPANSION KITS
Z80 (2MH/)	16 95 20.00 25.00	is portable and uses standard	4116's
CDP1802CD	17.95 20.00	8½" paper and regular typewriter ribbon, Base, cover and parallel	8 for \$85.00
6502 6800	11.95 16.95	interface are included. Assembled and second and s	(16Kxl, 200ns)
8008-1	25.00 12.95	documentation.	includes dip plugs and instructions
8035-8	20.00 21.00 10.00	only \$430.00 (90 day manufacturer's warranty)	TRS-80 Kit *
8085 TMS9900TL	23.00 49.95		(16Kxl, 300ns)
8080A SUPPORT DEVICES		TRS-80 Interface Cable for Black Box Printer	includes connectors and
8212 8214	2.90 4 65 2.75	with mating connectors: \$48,00 (must be used with expansion module, +8v/1 amp power	instructions \$90.00
8216 8224 (2MHz) 8224-4 (4MHz)	2.75 4.30 9.95	supply required)	
8226 8228	2.75 6 40	Power Supply for TRS-80/Black Box Printer \$49.00	10001
8238 8243	640 800	THE Low price includes JADE BOBOA	GUUK!
8251 8253 2 8255 2	7 50 20 00 8.50	KINI-1 2048 ROM Bytes User Kit \$100.00	DYNAMIC RAM BOARDS
8257 8259	20.00	Manual wall size Sche Assm, & Tested \$149.95	EXPANDABLE TO 64K
8275 8279	75.00 18.50	S179 Programming Manual Programmers Reference Board \$30,00	32K VERSION • KITS
6800 PRODUCT 6810P	4.00	Card Keyboard Display JA DE ZBO	Uses 4115 (8Kx1, 250ns)
6820P	4.00 6.60 6.60	with provisions for ONBOARD 2708 and POWER ON JUMP	Dynamic RAM's, can be expanded in 8K increments up
6828P 6834P	11.25 16.95	575 \$245 Constant POWER 2 MHz Kit 2 MHz \$135.00	to 32K:
6844L 6845L	29.95 29.95	6502 - based single board Assm. & Tested \$185.00	8K \$199.00 16K \$255.00
6846P1	35.00 30.00	KIM-1 hardware compatible, Kit \$149.95	24K \$310,00 32K \$369,00
6852P	8.65	complete documentation. Assm. & Tested \$199.95 Bare Board \$35,00	64K VERSION • KITS
6860P 6862P	9 25 12 00	KIMSI	Uses 4116 (16K×1, 250ns)
6875P	28.75 8.75	INTERFACE/MOTHERBOARD Makes S-100 cards plug-in SPECIALS	Dynamic RAM's, can be
6880P KIM SUPPORT DEVICES	2 50	compatible with KIM! 2114's, low power (1024x4) Kit \$125.00	expanded in 16K increments up to 64K.
6102	8 00	Assembled & \$165.00 1-15 16-99 100 +	16K \$292.00 32K \$432.00
6520 1	10.00 9.25	1ested 450ns 8.00 6.95 5.50	48K \$578.00
6530-002 1	15.95	INTERFACE/MOTHERBOARD	64K \$721.00
6530-004 1	5.95	Makes S-100 cards plug-in 450ns 8.00 7.50 6.50	EPROM BOARD KITS
	7 95	compatible with PET! 250ns 9.95 8.75 8.00 Kit \$119.00 4200A (4Kx1, 200ns)	EPM-1 (uses up to 4 K of 1702) \$59.95
	0 95	Assembled & \$159.00 9.95 8.50 8.00	JG8/16 (uses 2708 or 2716) \$69.95
UARTS	ł		MEM-2
AY5 1014A	5 25 8.25	ZIP DIP® II Socket	16K Static RAM Board
TM\$6011	5 25 5.95	TEXTOOL This new type of zero insertion pressure dual induce package vocket (ZIP DIP 11) is perfectly sorted	S-100, fully buffered,
	9.00 9.00	for both hand test and burnen requirements. The ZIP DIP II socket has been designed for	with PHANTOM and bank
BAUD RATE GENERATORS		the atmost simplicity in its mechanical action Coupled with a thoughthol system of ramps and beyers to guide the device leady into the contacts	addressing capabilities, can be addressed at 4K
	0.00 4.95	tesuits in 5 socket, into which the device can therapy be dropped with the flip of a locking lever	boundaries.
CHARACTER GENERATORS		(<u>infinituality</u>) the socket is ready to operate with exceptionally poor electrical contact. Flip the lever again and the	250ns Kit \$285.00
2513 Lower (12:5)	6.75 6.75	$\prod_{i=1}^{n} \frac{1}{1} \qquad (1) \qquad \text{desire may be extracted with zero pressure being exerted on the loads by the socket contacts.}$	450ns Kit \$250.00
2513 Lower (5 yold) 1	9.75 10.95 10.95	PRICES: 16 pin Zip Dip II \$5.50	250ns A&T \$350.00
MCM6571A Down Scan 1	0 95	24 pin Zip Dip II \$7.50 40 pin Zip Dip II \$10.25	450ns A&T \$325.00
FLOPPY DISC CONTROLLER	39 95 59.95		JADE 8K
1791 6 KEYBOARD CHIPS	9.95	JADE	Kits: 450ns \$125.95
AY5-2376 1	13.75	Computer Products	250ns \$149.75
MM5740 1	3 75 8.00	4901 W. ROSECRANS AVENUE	Assembled & Tested: 450ns \$139,75
PROM S 17024	8 00	Department "B" THE PIGGY IS COMING!	250ns \$169.75
2708 2716(5+12)TI 2	9.95 25 00	HAWTHORNE, CALIF. 90250	Bare Board: \$25.00 16K · Uses 2114's (low power)
271615v1_INTL66 275815v122	0.00 3 40		Assembled & Tested:
	12 50		RAM 16 (250ns) \$375.00 RAM 16B(450ns) \$325.00
2104/4096 21078-4	4.00 3.95		16K with memory management
TM\$4027/4096 (300ns) MM5270	4.00	Cash, checks, money orders, and credit cards accepted. Add freight charge of \$2.50 for orders under 10 lbs and	Assembled & Tested: RAM 65 (250ns) \$390.00
STATIC RAMS 1-24	3 60 25-99	\$1.00 service charge for orders under \$10.00. Add 6%	RAM65B (450ns) \$350.00
21L02 (450m) 1 50 21L02 (250m) 1 75	1.20	sales tax on all parts delivered in California. Discounts	32K Static Assembled & Tested:
2101 I 2.95 2111 1 3.25	2 60 3.00	available at OEM quantities. WRITE FOR OUR FREE CATALOG	250ns \$795,00
2112 1 2.95	2 65	All prices subject to change without notice.	450ns \$725.00 250ns Kit \$575.00

What's New?

PERIPHERALS

Video Boards Interface Video Monitor to Intel Single Board Computer Bus

New Clock Board Features Battery Backup and Crystal Control




This board keeps time in 100 μ s increments for periods as long as 100,000 days. An Interrupt feature has been provided which can be programmed for any change in a clock digit to help make efficient use of computer time. The clock is crystal controlled for accuracy and an on board, 9 V rechargeable battery keeps the clock running during computer down times.

It is set by entering binary coded decimal digits at each time port. The

clock stops the moment the first digit is entered and starts again on the first "read" command. A "write protect" switch prevents the clock from being accidentally stopped or changed. The clock can be used with most BASICs.


The price of the 100,000 day clock is \$219 assembled and tested, and \$179 in kit form. Write to Mountain Hardware Inc, 5523A Scotts Valley Dr, Scotts Valley CA 95066.

Circle 577 on inquiry card.




The MSBC family of video interface boards are designed to interface a video monitor to the intel single board computer bus. The two cards in the family may be used either singly or in combination to provide a variety of alphanumeric and graphic display capabilities. Graphic resolution ranging from 256 by 256 to 512 by 512 points may be obtained from the MSBC-512, while a 24 line by 80 character display is produced by the MSBC-2480, Multiple cards provide limitless possibilities for color or grey scale imaging. A set of software packages are available to facilitate use of the single board computer system. For further information about the MSBC family, contact Matrox Electronic Systems, POB 56, Ahuntsic Station, Montreal, Quebec CANADA H3L 3N5.

Circle 578 on inquiry card.



Circle 296 on inquiry card.

VISIBLE OR INFRA RED USED FOR CHARACTER RECOGNITION FOR COMPUTERS WITH EXTERNAL CIRCUITS MAY BE USED IN A VACUUM, UNDER WATER, HIGH ALTITUDE IN MAGNETIC ENVIRONMENT BECAUSE THERE IS NO HIGH VOLTAGE OR MAGNETIC DEFLECTION



Circle 340 on inquiry card.

Used Computer Equipment Available

What's New?

PERIPHERALS

Video Display Terminal Features Memory Lock



The Micro Bee 2 is an 8085A processor controlled buffered video display terminal. Among the Micro Bee 2 features is the ability to invoke the memory lock that allows the operator or host computer to lock a position of the display while entering or receiving data in the unlocked portion of the display memory. The invisible memory address pointer can be used to read to and write from the display memory, independent of visible screen functions. Standard visual attributes include normal, reverse, blink, underline, and half intensity video levels. Logical attributes include protected data fields and numeric only fields, as well as modified data field transmission.


The display format is based on 24 lines of data with 96 characters in each line. 80 of the character positions are displayable, which leaves 16 nondisplayable character cells available for field attributes. The line drawing graphics capability allows for the creation of forms on the display using the vertical and horizontal line features.

The expanded characteristics of the Micro Bee 2 include a bidirectional buffered serial auxiliary port, XY addressing, read cursor address, read terminal status, time of day clock, and 128 ASCII characters with descenders on lower case characters.

The Micro Bee 2 sells for \$1695 and is available from Beehive International, 4910 Amelia Earhart Dr, POB 25668, Salt Lake City UT 84125.■

Circle 615 on inquiry card.

Synchronous Interface Module from International Data Systems




The 88-SAI provides a synchronous or asynchronous interface for any S-100 bus processor. The 88-SAI is intended for use in special communications requirements such as synchronous communications between S-100 computers and large scale computers, high speed modems, data encryption devices, or other S-100 computers. The module allows data transfer rate, word size, parity and a number of stop bits to be selected under software control. Also under software control are synchronous and asynchronous mode selection and functions associated with synchronous communications, such as the number of sync characters.

It is fully compatible with RS-232C interfaces. Additional provisions are made for interface to nonstandard devices requiring that various signals or handshake lines be inverted.

The 88-SAI is available in kit form for \$199, or assembled, tested and with a limited warranty for \$299. Contact International Data Systems Inc, 400 N Washington St, Suite 200, Falls Church VA 22046.

Circle 616 on inquiry card.

16 Port Serial Board from Ohio Scientific



A new 16 port serial IO board has been announced by Ohio Scientific, 1333 S Chillicothe Rd, Aurora OH 44202. The board can be used on any Ohio Scientific computer system. It is available fully assembled as the Model CA10-X, where X specifies the number of serial ports on the board, from 2 to 16. The board features RS-232 and high speed synchronous interfaces that can be mixed in any combination. The communications transfer rate of each serial port is jumper selectable from a crystal control clock circuit able to support operations from 75 to 19,200 bps asynchronous, or 250 to 500 K bps in a

Computer TEXTile announces the availability of its line of reconditioned hard copy hardware. The company features the DTC 300A terminal which uses the Diablo Hytype I daisy wheel printing mechanism and the Gen Com 3000 terminal which uses Qume Q30 series daisy wheel printing mechanism. Both of these terminals run at 30 characters per second, are ASCII encoded and come standard with an RS-232 interface. The Diablo terminal has an 82 key keyboard with 11 key numeric pad. The Qume terminal has an 86 key keyboard with a 15 key numeric pad. Both terminals have full graphics capability. The Qume terminal also features Super Plot which allows plotting at 5 to 50 times the speed obtainable with the Diablo.

Options include 45 and 55 characters per second mechanisms for some Qumes, pin feed platens and tractor form feeders. Both terminals come with a limited 30 day warranty.

The Diablo is priced at \$1995 and the Qume Is \$2150. Computer TEXTile is located at 10960 Wilshire Blvd, Suite 1504, Los Angeles CA 90024.

Circle 617 on inquiry card.

Alphanumeric Display and Keyboard Controller

The MTX-B1 is a general purpose programmable alphanumeric display and keyboard interface device for use with an 8 bit processor. The display portion provides all timing and refresh signals to drive up to 32 characters in standard 7, 14 or 16 segment formats. The keyboard portion provides all scanning signals, and debounces and decodes any keyboard with up to 64 keys. The single integrated circuit controller interfaces directly to the microprocessor via the data bus. Many intelligent commands for display and keyboard manipulation are incorporated.

The integrated circuit requires a single +5 V ($\pm 10\%$) 60 mA power supply. All display and keyboard input/output (IO) pins are TTL compatible. The MTX-B1 can be interfaced to any TTL, CMOS, or NMOS processor through an IO port or bus. The integrated circuit is available in a 40 pin dual-in-line package (DIP) for \$49. For more information write Matrox Electronic Systems, POB 56, Ahuntslc Sta, Montreal Quebec H3L 3NS CANADA.=

synchronous mode. All 16 ports can be jumpered to be paged at the same address via Ohio Scientific's memory management hardware. Each port is based on a fully programmable ACIA capable of running both in asynchronous or fully synchronous mode. The CA10-X 16 port serial interface board is available for \$200 for the first two ports plus \$50 additional for each extra port up to 16.

Circle 619 on inquiry card.





Ď

 $(\mathbf{i}$ $\frac{1}{2}$ Ĩ $\langle \rangle \rangle$



LOGIC PROBES

CSC logic probes are the utimats tool for breadboard design and testing. These hand-beld units provide an instant overview of circuit conditions. Simple to unsight clip power leads to circuit is power supply, set logic family switch to TTL/DTL or CMOSSIGTL. Teach probe to test node. Trace logic levels and paless through digital circuits. Even stretch and letts for easy pales detection. Instant recognition of high, low or invalid levels, open circuits and nodes. Sim-ple, dual level detector LEDs teld it quickly, correctly. Hit (Logic 'T'L LO Hogic 'T'L Also incorporates binking puise datactor. et al. Hit and LO LEDs blink and or off, tracking 'T' or 'D' states at square wave frequencies up to 15 MHz. Polas LED blinks on for 'W second during puise transition. Choice of three models to meet individual requirements; budget, project and speed of logic cir-cuits.


MODEL LP-1

OUL

000

Rast-hol logic probe provides instant reading of logic levels for TTL, DTL, HTL or CMOS. Lapst Impedance: 100,000 ohm. Milanum Detectable Paker 50 an. Maximum Japan Signal (Progenosry): to MIL: Pake Detector (LEDIN High speed trais or single event. Pake Memory: Pulse or level transition detected and ate

CSC Model 1 P-1 Logic Probe - Net Each \$44.95




LOGIC MONITOR 1

LOGIC MONITOR 1 Trace signals through all types of digital circuits. Unit cipps over any DIP 1C up to 16 pins. Each of its 16 contexts connects to a single bit level detector that drivers a high-intensity, numbered LED readout activated when the applied values are seen as given a set of threshold. Logic "1" turns LED oft. Jogits "0" keeps LED off. A power-seening give network automatically locates supply leads and feeds (hem to the LM 3* internal circuitry. Saves minutes, even hours in design, troubleshooting, debugging of equipment. Velages Threshold: 2 V \pm 0.2 V. Isnyst Impedance: 100,000 ohm. Isnyst Velage Range: 415 V max, scross any two or more inputs. Current Drule: 200 mA at 10 V. Size: 4" L z 2" w, x 1.36" d. when open. Weight 3 ozs. CSC Model LM-1 Legie Monitor - Complete.

. \$59.95

LOGIC MONITOR 2 Provides greater versatility and precision in testing all types of digital circuits. The fully isolated power supply and exectable trigger threshold in you match turnal constraints. The conservation is the precision reference power sup-ply and logic family selector which Operation is simple. So the threshold write to the proper togic family. Connect back clip lead to circuit greand. For CMOS circuity, the red clip is connected to circuit signature of the clip endoties in the clipped over the IC and the LED display instantly gives the endots of all pins. Lagt Thresholds CMOS. 10% of circuit Ver; HTL - 7.5 V; TTL, 2.4 V; DTL, 1.5 V; RTL, 1.2 V; Maximum Viable lages Progeness; So Red endot 40.4 (Sob0 Rt - 10 W; site available for 220 VAC, 50, 60 Hz at slight by higher price. CSC Model M42 Lack Maximum - Powerte.

CSC Model LM-2 Logic Monitor - Complete.





MATERIALS DIELECTAIC: UL recognized glass-filled polyestar. CONTACTS: Non-corresive copper alloy 770. CABLE: All cable conductors are # 28.AWG stranded 770 ten-costed copper with viryl insul-tion. All cable is grooved top and bottom for each method.

DIGTAL PULBER The ollimate in speed and ease of operation. Simply connect clip leads to positive and negative power, then touch DP 1's probe to a circuit node; sutomatic polerity sensor detects circuits high of or considion. Depress the poshstiton and trigger an opposite polerity pulse into the circuit. Fast troubleshooling includes ingerting signals at hey point in TTL, DTL, CHOS or other popular circuits. Test with single pulse or 100 pulses per second via buil-tion dual control puls-builton. Completely sutomatic, pencific size fabrical pulse generator for a pulse train. Completely sutomatic, pencific size fabrical pulse generator for any family of digital circuits. Outgest: Tri state. Polarity: Pulse sensing sutopolarity. Byse and Searce: 100 nn. Fulse Train: 100 pp. LED Is-diseter Flashes for single pulse; stays lit for pulse train. CSC Medel DP.1 Digital Dainer - Not Each 074.95 074.95 CSC Model DP-1 Digital Pulser - Net Each 074.95

DIP JUMPERS

FLAT RIBBON CABLE

ASSEMBLIES WITH DIP CONNECTORS

Available with 14, 16, 24 and 40 contacts. Mate with standard IC sockets. Fully essembled and tested.

Integral molded-on strain relief. . Line-by-line probeability.

aD

3

5

FRE

(800)

8

 \mathbb{D}

D



MAX-100 FORTABLE FREQUENCY COUNTER MAX-100 Is a portable, high precision frequency counter that as new stan-dards in performance and value. In a compart, portable case, it gives you con-tinuous residings from 20 Hz to a guaranteed 100 MHz, with Bdigit accuracy. Fast readings with 13 decc update and 1 area: campling rate. Preview readings, derived from a crystal-controlled time base with 3 ppm accuracy. High essibility readings from signals as low as 30 mV, with diade overlad prote-tion up to 200 V peaks. Taput signals over 100 MHz suboratically flash the most significant significant of signals to low as 30 mV.

SPECIFICATIONS

Progeomery Hange: 20 Hz to 100 MHz guaranteed: 110 MHz typical. Gate Time: 1 sec. Resolution: 1 Hz. Accuracy: a 1 cuni + time base error. Input lan-pedance: I morphis mixtuch day 65 pC. Complian; AC. 6160 Wave Senaithily; 30 mV RHS at 50 MHz. Internal Time Have Progeomy; 3.379545 MHz crystal addition

oscillator. Stability: 3 ppm at 25° C. Temperature Stability: Better than 0.2 ppm °C, 0.50° C. Max. Aging: 10 ppm year. Display: Eight 0.67° LED digits. Lead Jerre Bhadeing Decimal point appears between 0.51 and 17th digits when input exceeds 1 MH a Overdier: With agenale over 90,999,999 H. most significant Bett hand's digit flashes, allowing readings in access of 100 MHz. Display: Update: IM-sec-pise 1 sec. gain times. Lew Wattery Cadicater: When battery apply fails blow 64 VDC, all digits flashes 1 life. Persor Regulardin Internal, 6° CAA° cells exter-ral, 110 or 220 VAC charger aliminator, suita cigaretis lighter adapter or 7.3° to VDC external supply. Bettery Chargings 124 hrs. Size: 1.75° h. s. 5.83° w. s. 7.75° d. Weights Less than 1.8 Un. with batteries.

MAX-100 ACCESSORIES



What's New?

New Kit Makes a "Flippy Disk" Out of a Floppy Disk

Called the Flippy Disk Kit, this kit contains all the necessary tools to locate and accurately punch extra holes in a $5\frac{1}{2}$ inch disk so that the spare side of the disk can be used. Instructions explain the function of each hole and opening in the jacket and the method of marking and punching the holes and testing the newly available side. The kit is designed

Data Base Management System for Small Business Applications


Ohio Scientific has introduced a programming breakthrough for small business microcomputer applications. This programming innovation is called OS-DMS, Ohio Scientific's data base management system. This system brings the use of microcomputers down to the level of nonprogrammers. It allows untrained computer users to store and recall information from any one of Ohio Scientific's full line of floppy and hard disk microcomputer systems. Each program in the OS-DMS library is aimed at a specific small business application, such as real estate, automotive sales, to be used with North Star, Horizon, PolyMorphic, Vector Graphic, Vista or any other 5¼ inch hard sectored disk drive. The kit contains instructions, double sided "flippy plate," a pencil for making highly visible marks on the black diskette jacket, and a ground and polished hand punch for making the holes. The kit is priced at \$9.95 plus \$1 for shipping and is available from Square 1, 614 18th Av, Menlo Park CA 94025. =

Circle 525 on inquiry card.

mailing lists, inventory, accounts receivable and accounts payable, inventory and invoice, ledger, personnel files, retail sales, medical files, etc. Because the microcomputer uses terms familiar to each specific application, the user doesn't have to learn programming languages. OS-DMS data base management system allows knowledgeable computer operators to fully utilize the computer's resources and to perform tasks routinely which usually require programming on nondata base systems. Each program is priced at \$300. For further information, write to Ohio Scientific Inc, 1333 S Chillicothe Rd, Aurora OH 44202.=

Circle 526 on inquiry card.

Table Top Mainframe



The TT-10 Table Top Mainframe consists of an industrial quality card cage; the MB-10, an S-100 bus mother board with bus termination and ground plane to reduce noise; a full set of ten connectors and guides; a power supply which mounts inside the card cage and furnishes 15 A at 8 V, 1.5 A at +16 V and 1.5 A at -16 V; a clear satin finished front and bottom plate with a reset switch and power indicator light emitting diode; and a whisper fan and cover.

The TT-10-K kit is \$325, the TT-10-A assembled is \$395. Contact Electronic Control Technology, 763 Ramsey Av, Hillside NJ 07205.

Circle 527 on inquiry card.





Circle 39 on inquiry card.

SSM	WITC inc. WAMECO INC.	1ST OF THE YEAR SALE ON PREPAID ORDERS
FORMERLY CYSERCOM/SOLID STATE MUSIC.	FDC-1 FLOPPY CONTROLLER BOARD will drive	(charge cards not included on this offer)
CB-1 8080 Processor Board. 2K of PROM 256 BYTE RAM power on/rest Vector Jump Parallel port with status, Kit	shugart, pertek, remic 5" & 8" drives up to 8 drives, on board PROM with power boot up, will operate with CPM (not included). DEC. & JAN. ONLY SPECIAL PCBD\$23.95 FPB-1 Front Panel. (Finnally) IMSAI size hex dis-	BK x 8 RAM. Fully buffered, assembled with sockets, tested or burned in. Part may be house numbered. 450 NSEC. Limited quantity
MB-6A Basic 8KX8 ram uses 2102 type rams, S-100 buss. Kit 450 NSEC\$123.95. PCBD\$24.95	plays. Byte or instruction single step. PCBD special, DEC, & JAN. \$39.95	MIKOS PARTS ASSORTMENT
MB-7 16KX8, Static RAM uses µP410 Protection,	MEM-1 8KX8 fully buffered, S-100, uses 2102 type	WITH WAMECO AND CYBERCOM PCBDS
fully buffered KIT\$299.95	rams PCBD	MEM-2 with MIKOS #7 16K ram
MB-8A 2708 EROM Board, S-100, 8K8X or 16KX8 klt without PROMS \$75.00 PCBD \$28.95	QM-12 MOTHER BOARD, 13 slot, terminated, S-100 board only \$34.95	with L2114 450 NSEC
MB-9 4KX8 RAM/PROM Board uses 2112 RAMS or	CPU-1 8080A Processor board S-100 with 8 level	with L2114 250 NSEC\$269.95
82S129 PROM kit without RAMS or PROMS \$72.00 IO-2 S-100 8 bit parallel / IQ port, 3/ of boards is for	vector interrupt PCBD	MEM-1 with MIKOS #1 450 NSEC 8K RAM\$123.95
kludging. Kit	RTC-1 Realtime clock board. Two independent in- terrupts. Software programmable. PCBD\$25.95	CPU-1 with MIKOS #2 8080A CPU
10-4 Two serial 1/O ports with full handshaking	EPM-1 1702A 4K Eprom card PCBD	MEM-1 with MIKOS #3,250 NSEC 8K
20/60 ma current loop: Two parallel I/O ports. Kit\$130.00 PCBD \$26.95 -	EPM-2 2708/2716 16K/32K	RAM 144.95 QM-12 with MIKOS #4 13 slot mother
VB-19 64 x 16 video board, upper lower case Greek,	EPROM CARD PCBD \$24.95 OM-9 MOTHER BOARD. Short Version of OM-12.	board
composite and parallel video with software, S-100. Kit\$125.00 PCBD\$26,95	9 Slots PCBD \$30.95	RTC-1 with MIKOS #5 real time clock 60.95
Altair Compatible Mother Board, 11 x 11 1/2 x 1/8".	MEM-2 16K × 8 Fully Buffered	VB-1B with MIKOS #6 video board less molex connectors 99.95
Board only\$39.95. With 15 connectors\$94.95	2114 Board PCBD \$25.95 16K RAM BOARD by HWE fully buffered, bank se-	EMP-1 with MIKOS #10 4K 1702 less
Extended Board full size. Board only\$ 9.49 With connector \$13.45	lect standard to IEE buss gold lingers, solder mask,	EPROMS 49.95
SP-1 Synthesizer Board S-100	plated thru holes, silk screened PCBD \$25.95	EPM-2 with MIKOS #11 16-32K EPROMS less EPROMS 49.95
PCBD\$42.95 KIT\$135.95	KLUDGE BOARD by HWE for S-100 glass epoxy over 2600 plated through holes, 4 regulators with	QM-9 with MIKOS #12 9 slot mother
82S23	CAPS all S-100 functions labeled, gold fingers. PCBD \$29.95	board 67.95
825123 1.50 8080A \$ 9.95	PCBD\$29.95	MIKOS PARTS ASSORTMENTS ARE ALL FACTORY PRIME PARTS, KITS INCLUDE ALL PARTS LISTED AS REQUIRED
82S126		FOR THE COMPLETE KIT LESS PARTS LISTED ALL SOCKETS INCLUDED.
825130 3.95 8224 3.49	$ _{\mathcal{N}}$	
82S131		VISA or MASTERCHARGE. Send account number, interbank
IM5600 1.50 2102AL-2 1.70		number, expiration dale and sign your order. Approx. postage will be added. Check or money order will be sent post paid in
IM5603 1.95 21L02 (450) 1.25 IM5604 3.95 2708Q (National). 8.95		US If you are not a regular customer, please use charge, cashier's check or postal money order. Otherwise there will
IM5610 1.50 4116 (Apple Ram) 14.99	419 Portofino Drive	be a two-week delay for checks to clear, Calif, residents add 6% tax. Money back 30 day guarantes, We cannot accept re-
IM5623 1.95 IM5624	San Carlos, California 94070 Please send for IC, Xistor	turned IC's that have been soldered to. Prices subject to change without notice, \$10 minimum order, \$1,50 service charge
	and Computer parts list	on orders less than \$10.00.
	· · ·	

ATTENTION TRS-80 & APPLE USERS

A PRINTER FOR YOUR COMPUTER —



TERMS: VISA, MASTERCHARGE, Cashier Check or Money Order. C.O.D. with 10% down. Shipping Via Air or Truck collect.

3 S SALES

P.O. BOX 45944 TULSA, OK 74145 918/622-1058

\$**995**00

MODEL 3S-80 for TRS-80 Ready to plug into your expansion interface.

MODEL 3S-PP

for computers with 8 bit serial port.

MODEL 3S-SS for computers with RS-232 port.

\$1095⁰⁰ for

MODEL 3S-AA Includes RS-232 card for AppleII Specify model number on order.

- Ready to plug into your computer
- Very high quality print
- Completely refurbished IBM 731 I/O Selectric terminal in a new table
- Upper & lower case removable type ball
- Special I/O interface
- Heavy duty re-mfg. IBM
 power supply



Circle 283 on inquiry card.

SYSTEMS

Computer System from Dynabyte Offers New Disk Drive Controller Technology



What's New?

The DB8/2 computer system from Dynabyte Inc, 1005 Elwell Ct, Palo Alto CA 94303, offers up to 1.2 M bytes of mass storage on two 5 inch drives. It uses 77 track Micropolis disk drives and with Dynabyte's controller offers double or quad density in single or double sided configurations. To implement the drives, a dual density floppy disk controller was developed. It is capable of handling a variety of 5 inch and 8 inch drives in dual density on either one or two sides. To permit expansion of the system as the need increases, the controller is capable of handling up to 16 drives. The dynamic data compensation yields a double density error rate comparable to single density rates.

The DB8/2 includes a 4 MHz Z-80 processor module that also contains two RS232 serial input and output (IO) ports, one parallel IO port, an erasable read only memory programmer, two TMS2716 sockets, vectored interrupts and a real time clock. The unit has 32 K bytes of programmable memory and the disk controller in a 12 slot backplane fully populated with military specification connectors. It uses a regulated power supply designed to comply with UL approved standards. Initial language and software packages from Dynabyte include BASIC, FORTRAN, COBOL, word processing, general ledger and accounts receivable.

Circle 590 on inquiry card.

Dual Floppy, Z-80 Based Microcomputer from Vector Graphic



This new microcomputer, featuring two Micropolis quad density floppy disks and a Z-80 processor, has been introduced by Vector Graphic Inc, 790 Hampshire Rd, Westlake Village CA 91361. The Vector MZ features include the Z-80 processor with 158 BASIC machine language instructions and a minimum instruction cycle of 2 μ s; an 18 slot motherboard which provides flexibility and expansion capabilities for up to 64 K byte of directly accessible memory using a parallel 8 bit word and 16 bit address; and up to 256 separate input and output devices can be addressed.

The disk drives are mounted directly to the front panel of the Vector MZ, providing instant access and case of operation. Storage capacity for each of these 5¼ inch floppy disk drives is 315 K bytes formatted.

The Vector MZ is fully compatible with all existing Vector input and output (IO) and memory boards, Completely assembled and tested, the basic system includes: 18 slot motherboard, Z-80 processor with 4 MHz clock, two quad density Micropolis floppy disk drives, disk controller board, bit streamer IO board with one serial and two paraliel ports, 32 K byte of static programmable memory, 12 K byte combination read only and programmable memory board with extended monitor, and Vector BASIC. The Vector MZ Is priced at \$3750.=

Circle 591 on inquiry card.

NMS Extends Its Pascal Machine Capabilities

A new peripherals option card for the NMS 8085A processor based microcomputer system is now available from Northwest Microcomputer Systems, 121 E Eleventh St, Eugene OR 97401. This new card, called the NMS 85/EX, gives users flexibility by allowing a number of options.

An arithmetic processing unit (APU) provides 32 bit fixed and floating point arithmetic, and floating point trigonometric operations, and gives the user the ability to do a 32 bit floating point divide in a minimum of 50 ms. It contains floating-to-fixed and fixedto-floating conversions. All accesses to this unit are through conventional programmed input and output ports. The 3 MHz version is \$272.

An interrupt controller featuring the Intel 8259 resolves priority among eight different interrupt levels according to software algorithms provided by the user. An interrupt selection area allows the user to configure a custom interrupt structure. The priority modes can be reconfigured dynamically at any time during the main program operation, allowing the user to define a complete interrupt structure based on the total system environment. The controller is priced at \$90.

Interval timer capability is provided through the use of Intel's 8253 programmable interval timer. Each timer includes three 16 bit binary coded decimal or binary counters which are user programmable. The output of the first two counters can be used as interrupt request lines, to implement a real time clock. The output of the third timer may be used for the serial port, allowing software control of the desired data transmission rate. A second timer chip's three clocks may be used for extended (48 bit) timing functions through daisy chains or may be taken to the card's edge for Interval timing or event counting. Each timer is available for \$50.

The parallel input and output interface using the Intel 8255A programmable peripheral interface device provides 24 signal lines for transfer and control of data to or from the peripheral devices. The parallel interface is available for \$90.


A serial input and output interface, using Intel's 8251 USART device, provides for complete RS-232 serial data communications, including IBM Bi-Sync, when coupled with the 8255A parallel interface option and the 8253 interval timer. The unit will operate with every current serial data transmission protocol. The transmission rate, synchronous or asynchronous mode, character length, number of stop bits and choice of parity are all program selectable. The serial interface is priced at \$70 plus the parallel and timer options required, Circle 592 on inquiry card.



Circle 217 on inquiry card.

Circle 284 on inquiry card.

	7400 TTL		TELEPHONE/KEYBOARD CHIPS	_
SHI7400M 16	7 400 TTL SN7470N 29 SN7472N 29 SN7473N 35	SN74150N .M	Electronic Home NIGILITE	\$14.95 14.95 4.95
5074010 18 SN74020 18 SN74020 18 SN74020 18	SN7474N 35 SN7475N 49 SN7475N 35 SN7479N \$00	5N74161N 89 5N74162M 1.95 SN74163N 89 SN74164N 89	A monophonesis dealed pre-programmed light carteril Pair ites a norm and lander, splannig the lander that does not be contage marked and splannig to grand grand and an analytic light l	14.95 7.95 9.95
SN7405N 20 SN7405N 29 SM7407N 29 SM7408N 20	SN7480N 50 SN7482N 99 SN7483N 59 SN7483N 59 SN7485N 79	5H74165N .09 5H74166N 1.25 5H74167N 1.95 5H74170H 1.50	Unite other electromotionical term Vorte can ensure the totang patime of the othered course as metadoxis by the can are Vorte can are patiment of the othered course as metadoxis by the can are Vorte can are patiment of the othered course as metadoxis of the other units of the other	24.95 18.95 7.50
SN7409N 20 SN7409N 10 SN7410N 10 SN7411N 25 SN7412N 25	SN7486N 35 SN7488N 175 SN7490N 45	SN74172N 6 00 SN74173N 1 25 SN74174N .89	ternameng techen, pathodow, and bedroom lighting can give a hyper unimeter provideor. Decement the user chosens a hyperty patient has depict for multi-spatient - the down as hyperty patient has patient according. (See See Charles Chosens and Hyperty patient coording. Hyperty Can give a hyper HMOS READ ONLY MEMORIES Hyperty and and a hyperty patient to the down and the hyperty patient to the hyperty patient to the down and the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the hyperty patient to the	18.95 8.95
547413N 40 547414N 70 587416N 25	SN7482N 43 SN7483N 43 SN7494N 65	SN74176N 79 SN74177N 79 SN74179N 1.95	Easy to make the Vigite unit comme an econete digital LED close. pas pre-organization discovere lighting patient to backets, table and the second se	13.50 13.50 13.50
SN7420N 20 SN7421N 29 SN7422N 39	5474954 65 5474964 65 5474971 3 00 5474970 89	SN74180N 79 SN74181N 195 SN74182N 79 SN74184N 1.95	Technical Specifications CTC QE OPP TL074CN Duald Low Holes biller De Ame	2.49 4.49
SM7473N 25 SM7425N 29 SM7426M 29 SM7426M 29 SM7427N 25	5474107N 35 5474109N 59 5874116M 195 5874116M 195	\$N74165N 1 95 SN74166N 9.95 SN74166N 3 95 SN74160N 1.25	End and a set and a set of a set of the	1.75 19.95 11.95
5N7429N 39 5M7430N 20	5474122N 39 5N74123N 49 5N74125N 49 5N74125N 49 5N74125N 49	5074191N 1.25 5074192N .79 5074193N 79 5074193N 89	DISCRETE LEDS TIMEX T1001	3.95 17.50 3.75 10.50
5H7432H 25 5H7437H 25 5H7438H 25 5H7438H 25 5H7438H 26 5H7441H 89	SN74132N 75 SN74136N 75 SN74141N 79 SN74142N 295	SN74195N 59 SN74195N 89 SN74195N 89 SN74197N 89 SN74198N 1,49	AC3561 190 5/31 725 61a. FIELD EFFECT Mitta300 4/5 Dopit DPM Logic Block XC5556 green 4/31 XC209R red 5/51 XC306 green 4/51 X	14.95 5.95 5.00/set
SM7442N 49 SM7443N 75 SM7444N 75 SM7446N 75	SN74143N 2 95 SN74144N 2 95 SN74145N 79 SN74145N 79 SN74147N 1.95	SN74199N 1.49 SN745200 4.95 SN74251N 1.79 SN74278N .79	XC228 rea 5/53 XC226 rea 5/51 XC226 green 4/51 XC226 gree	unds nable
SM7446N 69 SM7447N 59 SM7448M 7D	SN74148N 1 29 SN74150N 89 SN74151N 59	SN74283N 2 25 SN74284N 3 85 SH74285N 3.95	119 dia. VICSEC Dear 4/31 4 DIGIT - 5 CHARACTERS 2/99/2 3.95 each MVIDB red 4/31 199 dia. 200° x 1.20° PACKAGE TV GAME CHIP AND CRYSTAL 1997 dia. VICUUE CONNECTOR VICUUES CONNECTOR	1
SN7451N 20 SN7453N 20 SN7454N 20	5474152N 59 5N74153H 59 SN74154H 89 SN74154H 89 SN74155H 79	SN74365N 69 SN74366N 69 SN74367N 69 SN74368N 69	NY50 red 6/51 XC111G green 4/51 T1001-Transmissive \$7.95 includes score display 5 games and select angles, ric. 7,95 includes score display 5 games and select angles, ric. 7,95 XR205 \$3.40 PV & D XR2242CP	5/se 1.50
	5474156N			1.50 4,25 3,20 2.99 1.25 1.25 2.65 1.45
CD4000 23 CD4001 23 CD4002 23 CD4002 23 CD4005 1 19	C/MOS C04028 89 C04029 1 19	CD4070 55 CD4071 23 CD4072 49 CD4076 39	UISPLAY LEDS xR320	1.25 2.65 1.45 3.60 2.05
CD4007 25 CD4009 49 CD4010 49 CD4010 23	CD4030 49 CD4035 99 CD4040 1 19 CD4041 1 25	C04081 23 C04082 23 C04093 99 C04098 2.49	MAN 2 Common Cataloxie rel 1/2 /// / / / / / / / / / / / / / / / / /	2.05 .75 1.15 1.47
CD4012 25 CD4063 39 CD4014 1 39 CD4015 1 19	CD 4042 99 CD 4043 89 CD 4044 89 CD 4044 89 CD 4046 178	MC14409 14 95 MC14410 14 95 MC14411 14 95 MC14419 4 95	MAX 82 Common Ander-precision 300 99 DL728 Common Ander-red 500 149 DIODES T776 VDLT3 W MAX 820 Common Anded-strange 300 99 DL746 Common Anded-strange 126 T776 VDLT3 W PNECE H4020 100 PV1 AMW MAX 8200 Common Anded-strange 300 99 DL746 Common Anded-strange 1776 VDLT3 W PNECE H4600 100 PV1 AMW 1440 T776 VDLT3 W PNECE H4600 100 PV1 AMW 1440 T776 VDLT3 W PNECE H4600 100 PV1 AMW 1440 T776 VDLT3 W PNECE H4600 100 PV1 AMW 1440 T476 33 4000 140 T476 33 4000 140 T476 33 4000 140 T476 34 4000 140 T476 34 500 500 141 500 500 <td>PRICE 12/1 00 12/1 00</td>	PRICE 12/1 00 12/1 00
CD4016 49 CD4017 1 19 CD4010 99 CD4010 49	C04047 2 50 C04048 1 35 C04049 49 C04050 49	MC14433 19 95 MC14505 75 MC14507 99 MC14562 14 50	MAN 3460 Common Candode orange 300 99 DL748 Common Candode red 1 630 149 11/51 5 1 400m 4/1 00 1144005 600 PH 1 AAP MAN 4410 Common Anode-orange 300 99 DL750 Common Candode red 600 149 11/52 5 6 400m 4/1 00 1144005 600 PH 1 AAP	12:1 00 10:1 00 10:1 00 10:1 00
CD4020 1 19 CD4021 1 39 CD4022 1 19 CD4022 2 3	CD4051 1 19 CD4053 1 19 CD4055 2 95	MC14583 3 50 CD4508 3 95 CD4510 1 39	MAN 4730 Common Anode-red ± 1 400 99 FN0358 Common Cathools ± 1 357 99 10757 90 400m 4/1 00 114148 75 10m MAN 4740 Common Campole-red 400 99 FN0359 Common Cathools ± 1 357 15 14/59 12 400m 4/1 00 114148 15 10m MAN 484810 Common Anode-red 400 499 FN0350 Common Cathools 50 50 99 11456 82 400m 4/1 00 114155 35 25m	6/1 00 15/1 00 12/1 00 15/1 00
CD4024 79 CD4025 23 CD4025 23 CD4026 2 25 CD4027 69	CD1059 9 95 CD1050 I 49 CD4056 79 CD4068 39	CD4515 2 95 CD4518 1 29 CD4520 1 29	MAN 6510 Common Anode-orange 0 0 560 99 5062-7730 Common Anode-rad 300 1 30 14523 56 500m 28 144735 52 te MAN 6530 Common Anode-orange = 1 560 99 14057-3400 Common Anode-rad 800 2 10 14523 56 500m 28 144735 68 50 te MAN 6540 Common Cathode-orange - 0 560 99 14057-3400 Common Anode-rad 800 2 10 14523 68 500m 28 144736 68 1e	28 28 28 28
74000 39 74002 39 74004 39	74C00 74C85 2.49	CD4566 2 25 74C163 2 49 74C164 2 49 74C173 2 60	MAN 6550 Common Ander-annge 1 560 99 50227300 4 7 1 μt Doni-RivDP 500 19 51 195336 7 5 500m 22 194142 12 1 μ MAN 6560 Common Ander-annge 560 99 50227302 4 1 7 520 Doni-LiNDP 500 19 85 195236 7 5 500m 22 147424 15 1 km MAN 6580 Common Ander-annge 560 99 50227304 Overange characterit1) 600 1500 195245 13 500m 22 111153 50 Ptv 35 Akp MAN 6710 Common Ander-and-0 D 560 99 50227304 (7 520 Doni-1+5kaktora) 600 2 250 11455 25 40m 511 00 111184 100 Ptv 35 Akp	28 28 160 170
74C08 49 74C10 39 74C14 195	74C90 7.95 74C93 1.95 74C95 1.95	74C192 2 49 74C193 2 49 74C195 2 49	RCA LINEAR CALCULATOR CLOCK CHIPS MOTOROLA 14454 150 7m 61 00 141145 150 PV3 5 AMP CASDI3T 2 15 CAMPRA 2 00 CHIPS/DRIVERS MIN309 54 85 MIC100L7 54 85 14001 50 PV7 1 AMP 1271.00 IN1148 400 PV3 5 AMP	1 70 1 60 3.00
74C20 39 74C30 39 74C42 1 95 74C48 2 49	74C107 1 25 74C151 2 90 74C154 3 00 74C157 2 15	740922 5 95 740923 6 25 740925 8 95 740926 8 95	CA30217 2:56 CA30254 1:00 MMS775 52:95 MMS311 4:95 CC1400L6 5:75 SCR AND FW BRIDGE RECTIFIERS CA30357 1:56 CA30694 3:75 DMMS64 2:96 MAS312 4:95 MC54027 2:95 CM0 15A:+4007 SCR(2N)6401 CA30577 1:35 CA30694 3:75 DMMS64 2:00 MAS314 4:95 MC50272 2:95 CM0 15A:+4007 SCR(2N)6401 CA30597 1:35 CA30694 3:75 DMMS65 2:00 MAS314 4:95 MC50272 2:95 CM0 5:56 SCR AND FW BRIDGE RECTIFIERS CA30597 1:35 CA30694 3:75 DMMS65 2:00 MAS316 4:95 CM0 SCR AND FW BRIDGE RECTIFIERS CA30507 1:36 DMS656 1:00 MC50272 2:95 CM0 SCR AND FW BRIDGE RECTIFIERS CA30507 1:30 DMS656 1:00 MC5172 2:60 SCR AND FW BRIDGE RECTIFIERS	\$1.95 1.95
74C73 69 74C74 .89 78MG 1,75 LM106H99	74C160 2.49 74C161 2.49	80C95 1 50 80C97 1 50 LM710N 79 LM711N .39	CA00591 3.25 CA31401 1.25 DM8887 75 MMC318 9 95 MC4010/44163 / 50 Amc328 1.64 9.000 300 200 CA CA0360N 3.25 CA31607 1.25 DM8899 75 MMC309 2.85 MC4040P 5 85 MC4040A 90-1 124 6.507 PM BRIDGE BEC CA036017 .85 CA3461N 49 9374 7 Mg	50 1 95 1 96
LM300H 00 LM3010N/H 35 LM302H 75 LM304H 1.00	LM340K-18 1 35 LM340K-24 1 35 LM340T-5 1 25	LN(723N/H .55 LN(733N L.00 LN(739N 1.19	IC SOLDERTAIL LOW PROFILE (TIN) SOCKETS 1-24 25-49 50-100 MP506 30 200055 10 20005 1-24 25-49 50-100 MP506 51.00 MP5005 10 20005 1-24 25-49 50-100 MP5005 10 2000 MP5005 10 20005 1-24 25-49 50-100 MP5005 10 2000 MP5005 10 20005 1-25 200 LP 5.37 35 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	4/1 00 4/1 00 4/1 00 3/1 00
LM305H 60 LM307CH0H 35 LM306CH/H E00 LM309H F 10	LM3407-8 1.25 LM3407-12 1.25 LM3407-15 1.25	LM741CN/H 35 LM741-14N 39 LM747N/H 79 LM748N/H 39 LM748N/H 39 LM1310N 2:95	B pm LP Sti7 Li6 Li5 Li5 Control Contro Control Contro	6/1 00 4/1 00 4/1 00 4/1 00
LA205K 1.25 LM310CN 1.15 LM310CN 90 LM311N/H 90 LM312H 1.95	LM3401-24 1.25 LM358M 1.00 LM370N 1.95	LM1458CN/H 59 MC1488N 1.95 MC1489N 1.95	14 pm 51 5 27 .25 24 24 24 24 24 24 24 24 24 24 25 25 24 24 25 24	4/1 00 4/1 00 4/1 00 5/7 00
LM317K 6 50 kN318CN/H 1 50 LM319N 1 30	LM373N 3 25 LM377N 4 00 LM380N 1 25 LM380CH 99	LM1496N 95 LM1556V 175 MC1741SCP 300 LM2111N 195	24 pm S1 49 45 42 SOLDERTAIL STANDARD (GOLD) PK2222 Pustor 7/1 00 7x02/35 5/1 00 2x0686 8 pm S0 5.30 27 24 4 4 5 42 pm S0 5 70 50 57 2x2369 5/1 00 MPS205 5/1 00 2x0686 24 pm S0 5.1 10 10 00 00 2x0686 5/1 00 100 00 00 00 00 00 00 00 00 00 00 0	4/1 00 4/1 00 4/3 00
LM320K-5 35 LM320K-5 135 LM320K-12 35 LM320K-15 135	LM381N 1 79 LM382N 1 79 NESOIN 8 00 NESIDA 5 00	LM2901N 2 95 LM3053N 1 50 LM3065N 1 49 LM3900N(3401) 49	18 pm 550 52 47 43 WIRE WRAP SOCKETS 240240 41:00 243707 5:100 246179 18 pm 550 52 47 43 WIRE WRAP SOCKETS 240306 41:00 243711 5:100 PM 3134 50 PM 3134 51 PM 314 51 P	4(1.00 5(1.00 5(1.00 5(1.00
LM320K-10 1 35 LM320K-24 1 35 LM320T-5 1 25 LM320T-5 2 1 25	NES29A 4.95 HES31H/V 3.95 HES36T 8.00 NES40C 6.00	LM3905N 89 LM3909N 1 25 MC5558V 59 80088 4.95	0 pm/mw 34 33 31 (GULU) (LEVEL #'3 24 pm/mw 60 95 85 96 85 96	5/1 00 5/1,00 3/1 00 3/1 00
LM3207-8 1 25 LM3207-12 1 25 LM3207-15 1 25 LM3207-18 1 25	1453441 4 95 465504 1 30 NE555V 39 NE556N 99	LM75450H 49 75451CN 39 75452CN 39 75453CN 39	1/4 WATT RESISTOR ASSORTMENTS 50/ CAPACITOR M VOLTERINGE CORM	NER 8
LM320T-24 8.25 LM323K-5 5.85 LM324N 80 LM339N 99	465609 5.00 NESCIB 5.00 HE5628 5.00 NES654(H 1.25	75491CN 39 75491CN 79 75492CN 89 75493N 89	19 1978 100 19 19 199 100 19 19 199 100 19 19 199 100 19 199 100 19 199 100 19 199 100 19 199 100 19 199 100 19 199 100 199 199	005 005 04 04 075
LM340K-5 1 35 LM340K-6 1 35 LM340K-8 8 35 LM340K-12 1 35	NES65CN 175 NE567V/H 99 NE570N 495 LM703CN/H 69	75494CN 89 RC4136 1 25 RC4153 5 95 RC4154 5 95	ASST. 3 5 to 124 1.54 1.64 2.25 1.04 50 PC3 1.75 001ml 12 10 07 022ml 13 13	08
LM340X-15 1 35 74L500 23 74L501 23 74L502 .23	LM709H7H 29 74LS00TTL 14LS47 69	RC4195 4 49 74L5138 69 74L5139 69 74L5151 69	ASST. 4 5 # 4 2 10 07 1ml 27 23 12 27 10 07 1ml 27 23 12 27 10 07 22 ml 31 27 22 27 13 27 22 27 13 27 22 27 13 27 27 13 27 27 22 27 13 27 27 13 27 27 28 10 10 10 10 10 10 10 10 10 10 10 10 10	21
74LS03 .73 74LS04 .29 .74LS05 .29	74LS51 23 74LS54 .23	74LS155 .69 74LS157 .69 74LS160 89	ASST. 6 5 #4 3900 470 470 470 80 PC3 1.75 33035 78 23 17 37257 31 27 330357 78 23 17 37257 32 23 17 47257 32 23 17 47257 32 23 17 47257 32 23 17 47257 33 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19	222222
74L506 23 74L509 29 74L510 23 74L511 60	74LS74 35 74LS75 49	74L5162 89 74L5163 89 74L5164 99	ASST. 7 5 44 27/M 10/M 10/M 20/M 20/M 20/M 56/M 60 PCd 1.75 10/25/V 28 23 17 10/25/V 40 135 40 140 140 10/25/V	40 40
74L513 49 74L514 99 74L515 29 74L520 23	74LS76 35 74LS78 39 74LS83 75 74LS85 99 74LS86 35 74LS90 .49	74LS175 .79 74LS181 2.49 74LS180 89 74LS193 .89	55.00 Minimum Order – U.S. Funds Unity Spec Sheets – 258 1.0500 16 14 11 07500 16 14 12 09 1.0169 15 13 0.0500 14 12 09 1.0169 15 13 0.0500 14 12 09 1.0169 15 13 0.0500 15 14 12 09 1.0169 15 13 10 10 10 10 10 10 10 10 10 10 10 10 10	
74L520 .23 74L521 .20 74L522 29 74L526 .20 74L527 29	74L592 59 74L593 59 74L595 79	74L\$192 89 74L\$193 89 74L\$194 89 74L\$195 89 74L\$195 89	New webser ameco PHONE 1957 15 13 1785 15 13 1987 16 16 12 1785 15 13 1987 16 16 12 1785 15 13 1987 16 16 12 1785 15 13 1987 16 16 1785 1785 18 1785 1	10 10 11
74LS28 .29 74LS30 21 74LS37 29	74L596 89 74L5107 35 74L5109 35	74LS250 .79 74LS257 .69 74LS258 1.39	Z20/25V 12 28 100/16V 19 15	10 12 19 14 18 28 15
74LS37 35 74LS40 29	74L5112 35 74L5123 99	74LS260 55 74LS279 59	MAIL ORDER FLECTRONICS WORLDWIDE 200507 45 10 30 3023 27 27 30 1021 HOWARD AVENUE, SAN CARLOS, CA 94070 1000/16V 55 50 45 220/16V 70 1000/16V 70 87 50 45 220/16V 70 100 70	14



of INTEREST to DESIGNERS

High Speed 4 Bit Slice 2900 Bipolar Microprocessors

Video Sample and Hold Amplifier Features Fast Acquisition Time



What's New?

The 4858 video sample and hold amplifier features an acquisition time of


130 ns to 0.01% and permits conversion rates of up to 5 MHz for 12 bit analog to digital conversion. The unit acquires signals to 8 bit, or 0.2%, accuracies in 75 ns.

The 4858 is user programmable for either transistor-transistor logic or emitter coupled logic compatability. Applications include fast Fourier transforms, radar pulse analysis, and deglitching.

The unit is housed in a 4 by 2 by 0.6 inch (10.16 by 5.08 by 1.52 cm) metal case, providing electrostatic shielding. The 4858 is priced at \$440 in unit quantities. For further information contact Teledyne Philbrick, Allied Dr at Rt 128, Dedham MA 02026.■

Circle 528 on inquiry card.

IBM Compatible Double Density Disk Formatter and Controller



An IBM compatible double density floppy disk formatter and controller integrated circuit, called the FD 1791, is now available from Western Digital Corp, 3128 Red Hill Av, Newport Beach CA 92663. It is designed to meet the requirements of the most widely used density mode (FM) and System 34 double density mode (MFM) applications.

The FD 1791 interfaces a processor to a floppy disk drive. The device provides the data accessing controls and the bidirectional transfer of information between the processor memory and the magnetically stored data on the disk. The disk data is stored in a data entry format compatible with either single or double density modes.

The FD 1791 is able to read, write and format a double density disk by means of its address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. Another feature allows operation in two modes: one for floppy disk and another for minifloppy. The first uses a clock input of 2 MHz and provides stepping rates of 3, 6, 10 and 20 ms. The clock input for the second is set at 1 MHz and the stepping rates change to 6, 12, 20 and 40 ms. The clock inputs are not altered when changing between single and double density.

The FD 1791 is priced at \$43,20 for quantities of 100.

Circle 529 on inquiry card.



Using a new advanced bipolar LSI process, National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara CA 95051, has developed a family of higher speed 2900 type 4 bit slice microprocessor components. According to the company, they are 30 to 50 percent faster than similar designs now on the market. Designated the 1DM2900 family, the new devices, 16 in all, use a process that combines low power Schottky peripheral electronics with proprietary high speed Tri-State emitter coupled logic electronics for interface. National calls this new process "SCL." For complete information on the IDM2900 family contact the company.

Circle 530 on inquiry card.

Two New Schottky Programmable Read Only Memories




Two new 4096 bit Schottky programmable read only memories, the 745476 and the 745477, have been added to Texas Instruments' bipolar memory product line. Typical access time is 35 ns. These programmable read only memories are offered in plastic (N suffix) and ceramic (J suffix) dual-in-line packages.

The devices can serve as direct replacements for any currently offered 18 pin 4 K byte memories. The prices in lots of 100 range from \$9.30 to \$18.60, depending on the package.

Inquiries should be forwarded to Texas Instruments Inc, Inquiry Answering Service, POB 5012, Dallas TX 75222. Circle 531 on inquiry card.

EDGE CARD CONNECTORS				SUPARALATURE CONNECTORS, INP. 25	CEDIEC DC 323 \
BODY Non brittle, solvent re		F Valox The fig	est you can buy	SUBMINIATURE CONNECTORS: (DB 25) DB 25P Male Plug \$2.50	
CONTACTS Bilurcated Phos			cat you can buy.	DB 255 Female Socket 3.60	
				DB 51212-1 Grey Hood 1.20	
ALTAIR S-100: Cont./Ctrs1				DB 51226-1A Black Hood 1.30	
50/100 Dip Sold.	\$3.95 ea.	5 pcs.	\$3.75 ea.	D 20418-2 Hardware Set 0.75	
50/100 Sold. Eye.	6.95 ea.	5 pcs.	6.50 ea.	SAVE: BUY A SET: 11 D82 1 Set: \$6.35 ea.	5 sets: \$6.15 ea.
IMSALS-100: Cont./Cirs125	5 [°] Bow Spacing 250	•		NOTE: For Hardware, (D)	
50/100 Dip Sold.	\$4.20 ea.	5 pcs.	\$3.95 ea.		20110-27 1100 0.007001.
50/100 W/Wrap 3	3.75 ea.	5 pcs.	3.50 ea.	WHISPER	
IMSAI CARD GUIDES	0,19 ea.	5 pcs.	0.16 ea.	Excellent for computer cabinet cooling. Thi	
CROMEMCO S-100: Cont./Ct	••••" ••	or o"		measures 4 3/4" square by 1%" deep. U. L. 1	
50/100 Dip Sold.	S6.50 ea.	5 pcs.	\$6.00 ea.	\$21.00 ea. 5 pc	S. \$19.00 ea.
(Or short W/Wrap)	90.00 Ea.	o pes.		I. C. SOCKETS. GOLD.	I. C. SOCKETS.
	CONNECTORE AV			WIRE WRAP 3 TURN.	Dip Solder, Tin.
OTHER CONNECTORS AVAILABLE				14 pin \$0.36 ea.	14 pin \$0.15 ea.
.100" Contact Cirs., .140" Ro	w Spacing.			16 pin 0.38 ea.	16 pin 0.17 ea.
22/44 Dip Sold.	\$2.30 ea.	5 pcs.	\$2.10 ea.	2708 EPROMS PRIME	8080 PRIME
25/50 Sold. Eye. 40/80 Sold. Eye.	2.95 ea. 4.80 ea.	5 pcs.	2.75 ea.	\$14.00 ea.	\$9.00 es.
40/80 Sold. Eye. 43/86 Dip Sold.	4.80 ea. 4.90 ea.	5 pcs. 5 pcs.	4.50 ea. 4.70 ea.	314:00 68.	55.00 Es.
43/86 Sold. Eye.	4.90 ea.	5 pcs.	4.70 ea.		
· · ·		- • - ·			
.156" Contact Ctrs., .140" Ro					
6/ Sgle. Row (PET)	\$1.00 ea.	5 pcs.	\$0.90 ea.	WRITE FOR LARGER QUANTITY DIS	COUNTS. DEALER INQUIRIES ARE
22/44 Sold. Eye. (KiM) 22/44 Dip Sold. (KiM)	1.90 ea. 1.90 ea.	5 pcs. 5 pcs.	1.80 ea. 1.80 ea.	WELCOME.	
43/86 Dip Sold.	4.90 ea.	5 pcs.	4.70 ea.	·	
		o per		WE ARE CONNECTOR (EDGE CARD) WHAT YOU NEED IN THIS ADVERTISE	
.156" Contact Ctrs., .200" Ro				REPLY.	EMENT, PLEASE WHITE US. WE WILL
15/30 W/Wrap 3	\$1.05 ea.	5 pcs.	\$0.95 ea.	12/27.	
22/44 W/Wrap 3	2.30 ea.	5 pcs.	2.10 ea.	TERMS: Minimum Order \$10.00: Add \$1.	.25 for handling and shipping. All order
36/72 Sold. Eye. 36/72 W/Wrap 3	3.45 ea. 3.85 ea.	5 pcs. 5 pcs.	3.30 ea 3.70 ea.	over \$25.00 in USA and Canada: WE PAY 1	
43/86 W/Wrap 3	5.50 ea.	5 pcs.	5.00 ea.	NOTE: CA residents please add 6% sales tax	
inde Mithlap o	0.00 001	a pass	5.00 Cu.	NO C.O.D. SHIPMENTS O	R ORDERS ACCEPTED.
POLARIZING KEYS FOR AL				MAIL ORDERS TO: D. I.	• , •
Specify IN Contact or BETWEEN Contact				MAIL ORDERS TO: Beckian E	nterdrises
1 to 49 pcs. \$0.10 ea. 50 pcs./Up \$0.08 ea.					
SPECIAL				P.O. Bo	\mathbf{r} 3089
12/24 Pin 156" Cont./Ctrs. 200" Row Spacing.				1.0. 20	
TIN PLATED CONTACTS.				Simi Valley	CA 02062
IDEAL FOR PET INTERFACE & PARALLEL USER PORT.				Sint valley	, CA 95005
	\$1.25 ea.	5 pcs. \$1.10 ea			



days ARO with money order. For checks allow 7 days for check to clear.


Circle 25 on inquiry card.

What's New?

Wire Wrapping Kit for Prototype and Hobby Applications



Dual Programmable Data Rate Generator from Motorola



This K1135A dual data rate generator is a self-contained quartz crystal in hybrid form. The chip and crystal are

The Slimline TI-50 Fits in Your Pocket



The Slimilne TI-50 is a scientific pocket calculator with statistics, from Texas Instruments. The TI-50 offers 60 algebra calculator functions, including logarithms, trigonometry and statispackaged in an 18 pin dual-in-line package 0.2 inches high.

The K1135A simultaneously generates a transmit and receive frequency at 16 times the transmission rate. 16 standard transmission rates can be generated by manual control or by a 4 bit address programmed in software.

Other features include a miniature size, 1.015 by 0.515 by 0.200 inches (2.578 by 1.308 by .508 cm), ±.01% stability, and a separate clock frequency output (5.0688 MHz). For further information, contact Motorola Component Products, 2553 N Edington, Franklin Park 1L 60131.=

Circle 649 on inquiry card.

tics. It also includes two full arithmetic memories with a new constant memory feature which allows the calculator to retain data entered in the memories whether the unit is on or off. The constant memory enables retention of continuously used constants, values and statistics, reducing the time needed to perform repetitive entries and operations. The unit also features TI's algebraic operating system (AOS), which includes 15 levels of parentheses and up to four pending operations. The automatic power down (APD) automatically shuts the calculator off after 15 minutes of nonuse.

Other features include a large liquid crystal display (LCD) 8 digit readout, and scientific notation (5 digit mantissa, 2 digit exponent display format) with mantissa expansion capability. A special battery indicator provides a convenient check on battery condition.

The TI-50 is priced at \$35. For further information contact Texas Instruments Inc, Consumer Relations, POB 53 (Attn: TI-50), Lubbock TX 79408.

Circle 650 on inquiry card.

Model WK-5B is a new wire wrapping kit that contains a complete range of tools and parts for prototype and hobby applications. The kit includes: Model BW-630 battery wire wrapping tool complete with bit and sleeve; Model WSU-30, a hand wire wrapping, unwrapping and stripping tool; a universal printed circuit board; an edge connector with wire wrapping terminals; a set of printed circult card guides and brackets; a minishear with safety clip; 14, 16, 24 and 40 pin dual-in-line package (DIP) sockets; an assortment of wire wrapping terminals; a DIP inserter and extractor; and a 3 color wire dispenser complete with 50 feet each of red, white and blue Kynar insulated silver plated solid AWG 30 copper wire.

The Model WK-5B wire wrapping kit comes in a durable plastic case and is priced at \$74.95. For further information contact OK Machine and Tool Corp, 3455 Conner St, Bronx NY 10475.

Circle 648 on inquiry card.

New Metric Heat Shrinkable Tubing

The ST221-M series of shrinkable all-purpose, irradiated polyolefin extruded tubing is suited for most electrical and electronic metric applications. The tubing is thermally stable and provides a tight mechanical bond.

Tubing sizes range from 1.191 mm (0.047 inches) through 25.4 mm (1 inch) and are available in standard lengths of 1.219 meters (47.99 inches) in various standard packages of 6.096 meters (20 feet) and 30.48 meters (100 feet).

The metric tubing features a shrink ratio of 2:1 with only 5 percent longitudinal shrinkage.

Stock colors are black, white, red, yellow, blue and clear. Detailed information and complete specifications are available from the Cole-Flex Corp, 91 Cabot St, W Babyion NY 11704.=

Circle 651 on Inquiry card.

Diskette Filing System

The Super Diskette Filing System is an easel type vinyl covered binder with 20 specially designed 8½ by 11 inch vinyl 3 ring binder inserts. Each insert holds two disks and provides space for noting contents in an abbreviated form beside the disk and a larger pouch over the bottom of the disk for more extensive notes.

Diskettes need only be labeled with a small numbered label to associate them with their pouch. A separate pouch is provided for self-stick labels and write protect tabs.

Included with the package is a punch, template and complete instructions for modifying single side disks so that both surfaces can be used.

The retail price for this system is \$69.95. Contact Aaron Associates, POB 1720A, Garden Grove CA 92640.

Circle 652 on inquiry card.

COMPUTER INTERFACES & PERIPHERALS

For free catalog including parts lists and schematics, send a self-addressed stamped envelope.

APPLE II SERIAL I/O INTERFACE*

Part no 2

Baud rate is continuously adjustable from 0 to 30,000 . Plugs into any peripheral connector + Low current drain. RS-232 input and output = On board switch selectable 5 to 8 data bits, 1 or 2 stop bits, and parity or no parity either odd or even • Jumper selectable address • SOFTWARE . Input and Output routine

from monitor or BASIC to teletype or other serial printer. Program for using an Apple II for a video or an intelligent terminal. Also can output in correspondence code to interface with some selectrics. Board only - \$15.00; with parts - \$42.00; assembled and tested - \$62.00.

MODEM*

Part no. 109

 Type 103 • Full or half duplex . Works up to 300 baud . Originate or Answer . No coils, only low cost components . TTL input and output-serial . Connect 8 ohm speaker

and crystal mic. directly to board . Uses XR FSK demodulator · Requires +5 volts · Board \$7.60; with parts \$27.50

DC POWER SUPPLY*

Part no. 6085

 Board supplies a regulated +5 volts at 3 amps., +12, -12, and -5 volts at 1 amp. • Power required is 8 volts AC at 3 amps., and 24 volts AC C.T. at 1.5 amps. . Board only \$12.50; with parts excluding transformers \$42.50

TAPE INTERFACE *

Part no. 111

 Play and record Kansas City Standard tapes . Converts a low cost tape recorder to a digital recorder
 Works up to 1200 baud . Digital in and out are TTL-serial . Output of board connects to mic. in of recorder . Earphone of

recorder connects to input on board . No coils . Requires +5 volts, low power drain • Board \$7.60; with parts \$27.50

T.V. TYPEWRITER

Part no. 106

 Stand alone TVT 32 char/line, 16 lines, modifications for 64 char/line included • Parallel ASCII (TTL) input . Video output • 1K on board memory . Output for computer controlled curser · Auto scroll ·



Non-destructive curser . Curser inputs: up. down. left. right, home, EOL, EOS . Scroll up, down . Requires +5 volts at 1.5 amps, and -12 volts at 30 mA . All 7400, TTL chips . Char. gen. 2513 . Upper case only . Board only \$39.00; with parts \$145.00

TIDMA *

 Tape Interface Direct Memory Access
 Record and play programs without bootstrap loader (no

prom) has FSK encoder/decoder for direct con-

nections to low cost recorder at 1200 baud rate,

and direct connections for inputs and outputs to a

digital recorder at any baud rate. • S-100 bus com-

patible . Board only \$35.00; with parts \$110.00

8K STATIC RAM



Part no. 300

8K Altair bus memory •

Uses 2102 Static memory chips . Memory protect . Gold contacts . Wait states . On board regulator • S-100 bus compatible • Vector input option • TRI state buffered • Board only \$22.50; with parts \$160.00

RF MODULATOR *

Part no. 107

· Converts video to AM modulated RF. Channels 2 or 3. So powerful almost no tuning is required. On board regulated power supply makes this extremely stable. Rated very



highly in Doctor Dobbs' Journal. Recommended by Apple. . Power required is 12 volts AC C.T., or +5 volts DC . Board \$7.60; with parts \$13.50

INTERFACE

Part no. 600

 Converts RS-232 to 20mA current loop, and 20mA current loop to RS-232 . Two separate circuits . Requires +12 and -12 volts . Board only \$4.50, with




RS 232/TTY *

parts \$7.00



Part no. 232 Converts TTL to RS-232, and converts RS-232 to TTL • Two separate circuits



 All connections go to a 10 pin gold plated edge connector . Board only \$4.50; with parts \$7.00 with connector add \$2.00

ELECTRONIC SYSTEMS

Dept. B.

P.O. Box 21638, San Jose, CA, USA 95151




Mention part number and description. For parts kits add "A" to part number, In USA, shipping paid for orders accompanied by check, money order, or Master Charge, BankAmericard, or VISA number, expiration date and signature. Shipping charges added to C.O.D. orders. California residents add 6.5% for tax. Outside USA add 10% for air mail postage, no C.O.D.'s. Checks and money orders must be payable in US dollars. Parts kits include sockets for all ICs, components, and circuit board. Documentation is included with all products. All items are in stock, and will be shipped the day order is received via first class mail. Prices are in US dollars. No open accounts. To eliminate tariff in Canada boxes are marked "Computer Parts" Dealer inquiries invited. 24 Hour Order Line: (408) 226-4064 Circuits designed by John Bell



.O

11-11-11-1



Part no. 112



. TTL compatible . All characters contain a start bit, 5 to 8 data bits, 1 or 2 stop bits, and either odd or even parity. · All connections go to a 44 pin gold plated edge connector . Board only \$12.00; with parts \$35.00 with connector add \$3.00

UART & BAUD RATE



 Converts serial to parallel and parallel to serial . Low cost on board baud rate generator . Baud rates: 110, 150, 300, 600, 1200, and 2400 • Low power drain +5 volts and -12 volts required



BUTE is available in microform

University F.M.MK Microfilms wir T. International	ал вімім Літ інрімністі і і і і і і і і і і і і і і і і і і	देशाः ३४७, १७१२,७१ Гайсं २ १८ २७	
Please send r	me additional info	ormation.	University Microfilms International
Institution			300 North Zeeb Road Dept. P.R.
City	Zip		London, WC1R 4EJ

The EW-2001 A "Smart" VIDEO BOARD KIT At A "Dumb" Price! VIDEO BOARD + A MEMORY BOARD + AN I/O BOARD - ALL IN ONE!

STATE OF THE ART TECHNOLOGY USING DEDICATED MICROPROCESSOR I.C. NUMBER OF I.C.s REDUCED BY 50% FOR HIGHER RELIABILITY = MASTER PIECE **OF ENGINEERING = FULLY SOFTWARE CONTROLLED** Priced at ONLY **Basic Software Included**

SPECIAL FEATURES:

- S-100 bus compatible
- Parallel keyboard port
- On board 4K screen memory (optional)* relocatable to main computer memory
- Text editing capabilities (software optional)
- Scrolling: up and down through video memory
- Blinking characters
- Reversed video
- Provision for on board ROM
- CRT and video controls fully programmable (European TV)

- Programmable no. of scan lines
- Underline blinking cursor
- Cursor controls: up, down, left, right, home, carriage return
- Composite video *Min. 2K required for operation of this board.

DISPLAY FEATURES:

- 128 displayable ASCII characters (upper and lower case alphanumeric, controls)
- 64 or 32 characters per line (jumper selectable)
- 32 or 16 lines (jumper selectable)
- Screen capacity 2048 or 512
- Character generation: 7 x 11 dot matrix

U Titeter inter

OPTIONS:

OI HONO.	
Sockets	\$10.00
2K Static Memory (with Sockets)	\$45.00
4K Static Memory (with Sockets)	\$90.00
Complete unit, assembled and tested with 4K Memory	\$335.00
Basic software on ROM .	\$20.00
Text editor on ROM	\$75.00

DEALER

INQUIRIES WELCOMED

\$74.00

TI PROGRAMMER \$53.95 Hexadecimal. Octal. Decimal.

Enter a number in base 8, 10, or 16. TI Programmer can quickly convert to either of the other bases. Rapidly har arithmetic in all three bases giving you more time for im ant programming or troubleshooting tasks. deal for use with any size computer. TI Programmer us

integer "two's complement" arithmetic in hexadecimal octal bases.



\$44.95 DATA CHROM

arge, easy-to-read 8-digit liquid crystal display Clock mode displays time, day, date, and AM/PM. Stopwatch mode displays hours, minutes, seconds and tenths

of seconds up to 9-59-59.9. Economical-you'll get typically 12 months normal operation

on a single set of batteries. Attractive-comes in brown vinyl wallet folder with insert

pockets for business cards. Makes a neat addition to your personal or business accessories. 24-hour alarm.

Stopwatch records and displays lap and total elapsed times. Up to one-tenth of a second accuracy.



ASCII KEYBOARD KIT

Additional Improvements: Double Size Return Key **Control Characters Molderd on Key Caps**

- Power: +5V 275mA
- Upper and Lower Case
- Full ASCII Set
- 7 or 8 Bits Parallel Data
- **Optional Serial Output**
- Selectable Positve or Negative Strobe, and Strobe Pulse Width
- 2 Key Roll-Over
- **3 User DEfineable Keys**
- P.C. Board Size:
 - 17-3/16" x 5"

OPTIONS.

- Metal Enclosure Painted **Blue and White** \$27.50
- 18 Pin Edge Con. \$ 2.00
 - I.C. Sockets \$ 4.00
- Serial Output Provision (Shift Register) \$ 2.00
- Upper Case Lock Switch for Capital Letters and Nos. \$ 2.00 Assembled (on Sockets)
 - \$90.00

APPLE II I/O BOARD KIT

Plugs Into Slot of Apple II Mother Board

and Tested

18 Bit Parallel Output Port (Expandable to 3 Ports)

1 Input Port 15mA Output Current Sink

or Source Can be used for peripheral

equipment such as printers, floppy discs, cassettes, paper tapes, etc.

1 free software listing for SWTP PR40 or IBM selectric

PRICE: I Input and 1 Output Port for \$49.00

1 Input and 3 Output Ports for \$64.00 **Dealer Inquiries Invited**

SOFTWARE

What's New?

COMPAS Reduces Prices on 6500 Processor Cross Assemblers

COMPAS has reduced the prices on all its cross assemblers for the 6500 processor family. The 6500 is built by MOS Technology, SYNERTEK and Rockwell. All cross assemblers are now priced at \$600 which includes test programs and one year free support. Two versions of the cross assemblers are offered.

The MINmic 1165 cross assembler is available for any PDP-11 using the RT-11 operating system and was formeriy priced at \$900. The MINmic cross assembler is written in MACRO 11 for maximum speed and requires 5 K words memory. Normal distribution is on floppy disk or RK05 disk. This assembler may be used in conjunction with the CSL/65 cross compiler which also runs on any similar PDP-11.

For further information contact COMPAS, Computer Applications Corp, 413 Kellogg, Ames IA 50010. Circle 584 on inquiry card. Run Program at 0000 with Your Poly 88

Having trouble running software beginning at hexadecimal 0000 on your PolyMorphic Poly 88 computer, due to the on board system monitor? A new Super-Monitor is now available which permits the use of low off board programmable memory for program storage. The Super-Monitor plugs into the two remaining read only memory sockets on the Poly processor card and leaves the original monitor intact. The monitor features: dump, move, verify, erasable read only memory (EROM), programmer, fill, in, out, cassette save, cassette load, search, serial port driver, GOTO, memory modify and return to Poly monitor. It is available as a set of two 2708 erasable read only memories with complete documentation for \$59 plus shipping from Computer Hobbies Un-9215 Midlothian limited. Tok. Richmond VA 23235.

Circle 585 on inquiry card.

Apple Users Get Access to Dow Jones Information Service



Apple Computer inc has announced a new service to provide owners of its computers with stock portfolio information and other financial services.

Using a telephone linkup, users of Apple 11 computers will be able to dial Dow Jones' Stock Quote Reporter Service for 15 minute delayed stock and bond quotations. This information along with software provided by Apple will enable the user to determine current portfolio value, short and long term gains, and rate of return, among other things. At a later date, Apple II users will also be able to call up current news on companies in their user's portfolio.

The cost of the stock quote service includes a 1 time fee of \$25 plus a usage charge of \$3 for the first three minutes plus \$.50 a minute thereafter for each usage session.

Contact Apple Computer Inc, 10260 Bandley Dr, Cupertino CA 95014.

Circle 588 on inquiry card.

Trace is a system simulator program designed to facilitate assembly language program development on Cromemco computer systems. Trace emulates the behavior of a Z-80 processor as it follows the logic of the user program.

Virtually all aspects of system operation can be simulated, including prioritized interrupts and input/output (IO) commands. Trace options include control of register display and choice of display frequency. A historical record of program execution is maintained in a 100 instruction circular queue.

Features which locate errors quickly include: warnings if the user writes to unexpected areas, simulation of IO commands on the console, undefined calls to CDOS routines, improper return from subroutine calls, and execution of branch instructions or decimal adjust if the relevant flags are in an undefined state.

The advanced features of Trace enable it to be used in place of logic analyzers or in-circuit emulators in program development.

It is available on minifloppy (Model TSS-S) or floppy (Model TSS-L) IBM format disks for \$95. For additional information contact Cromemco Inc, 280 Bernardo Av, Mountain View CA 94040.■

Circle 586 on inquiry card.

Software Packaged in North Star Format

MicroAge has introduced new applications software on minifloppy disk that is packaged in North Star format. Each of the programs is ready to run in any S-100 8080 or Z-80 computer system. They include: financial programs, mathematical analysis programs, statistical programs and miscellaneous programs, volume 1 and 2 games, backorder program, mailing list, and North Star disk operating system for the Centronics printer. Priced at \$35 each, they are available from MicroAge Mail Order. 803 N Scottsdale Rd, Tempe AZ 85281.

Circle 587 on inquiry card.

Simulation Package for Minicomputers

Mini-Dynamo is a simulation package designed for the PDP-11, NOVA, Eclipse, Varian and other minicomputers. Mini-Dynamo offers standard Dynamo equation formats, easily specified tabular and graphical output (with automatic or user specified scaling), automatic sorting of equations for correct computational order, ability to rerun the model without recompiling, and a variety of options to tailor output to users' needs (Dynamo is a continuous simulation language for large computers).

The one time license fee is \$2500, or \$1000 for educational institutions. Mini-Dynamo can be licensed from Pugh-Roberts Associates Inc, 5 Lee St, Cambridge MA 02139.

Circle 589 on inquiry card.

ITHACA AU

THE OEM MARKETPLACE

IA Expands **S-100 Line**

Video Display Boar

Featuring a full 128 upper/lower case ASCII character set stored in a 1K buffer memory. Easy to read 16 line x 64 character format can be displayed on an inexpensive video monitor or a modified TV set. Includes a TTY software driver. Add our powerful K 2 FDOS to create a versatile operator console.

\$25.00

Disk Controller Board

Controls up to 4 single or double sided drives. Data protect features include automatic disable of write-gate during power-down for data integrity. Supported by a reliable software package, K 2 FDOS and complete diagnostic documentation.

\$35.00

Κ2 Operating System

Power full disk software in the DEC tradition. Includes Text Editor (TED), File Package (PIP), Debugger (HDT), Assembler (ASMBLE), HEXBIN, 1 COPY, System Generator (SYSGEN). Command syntax follows Digitals OS-8, RT/11 format. First in a family of high level software. Soon to be released, FORTRAN & Pascal Compilers.



Field-proven reliable engineering

Over 10,000 boards worldwide prove Ithaca Audio provides the quality and reliability you demand.


Ithaca Audio Boards are fully S-100 compatible, featuring gold edge connectors and plated-through holes. All boards (except the Protoboard) have fully buffered data and address lines, DIP switch addressing, solder mask and parts legend.

2-80 CPU Board Most powerful 8 bit central processor available. Featuring power-on-jump, provision for on-board 2708. Accepts most 8080 software. \$35.00 \$35.00

BK Static RAM Board High speed static memory at the lowest cost per bit. Includes memory protect/unprotect and selectable wait states. \$25.00

2708/2718 EPROM Board Indispensable for stor-ing dedicated programs and often used soft-ware. Accepts up to 16K of 2708's or 32K of 2716's. \$25.00

Protoboard Universal wire-wrap board for de-veloping custom circuitry. Accepts any size DIP socket. S25.00



32K for \$359.

Ithaca Audio is now stocking the Mostek 4115 add-on RAM for S.D.'s Expandoram. Buy their basic board, 32K of RAM from us and SAVE.

S.D. SALES Expandoram board Ithaca Audio 32 4115's @ \$5.00 ea.

160 \$359 32K Only

Mass Storage at Incomparable Prices.

1978 ITHACA AUDIO

Ithaca Audio **Floppy Disk**

- Up to 250K bytes, single sided
 Up to 500K bytes, double sided
- Data protect
- Powerful software operating system includes 8 utility programs, text editor.

Add the capacity of full size disk to your S-100 microcomputer. Controller, Disk Drive, and Software available separately.

	\$456.
Memorex double sided 552 Flexible Disk Orive Disk Controller Board	\$6 30.
K2 FOOS Available on 8"	\$35.
floppy disk w. manual	\$75.

Ouality Components

ZILOG Z-80	\$19.00
ZILOG Z-80A	23.00
INTEL 2708	11.00
FAIRCHILD 2102 LHPC	1.60
FAIRCHILD 2102 LIPC	1.35

IMSAI 8080 Kit with 22 Slot M.B. \$560.00

plus \$10.00 shipping

TO ORDER

Send check or money order, include \$2.00 shipping per order N.Y.S. Residents include tax.

For technical assistance call or write to:

\$199 P.O. Box 91 Ithaca, New York 14850 Phone: 607/273-3271

What's New?

SOFTWARE

Graphics Software for 6800 Computers with a GT-61 Graphics Display



Graph #1 and Graph #2 are utility packages enabling use of the SwTPC GT-61 graphics display with a 6800 computer. Graph #1 is for use with a machine language, while Graph #2 is for use through SwTPC 8 K BASIC, version 2. When using Graph #2 the user can program the GT-61 display directly from a BASIC program without any machine language programming.

Both versions can display, as well as erase, points, lines and the complete upper case ASCII character set. There is additional capability for user defined characters. Applications for these packages include display of statistical data complete with legends, and games.

Each package is priced at \$5.50 for paper tape or \$6.50 for Kansas City standard cassette. The package includes a 22 page instruction manual with sample programs and a full source listing of Graph. To order, contact Applied Microcomputer Systems, POB 68, Silver Lake NH 03875.

Circle 643 on inquiry card.

CP/M Available for Users of Micropolis Disk System .

Micropolis disk users can now join the software bus. Without any hardware changes CP/M can be run with all the features available to users of the system on standard floppy disks. CP/M on Micropolis (version 1.4) is available for \$145. The following is also available for the CP/M user with Micropolis hardware: Microsoft FORTRAN-80, \$400; Microsoft disk extended BASIC, \$300; CBASIC compiler/interpreter BASIC, \$95; MAC macroassembler, \$100; SID symbolic instruction debugger, \$85; and BASIC-E compiler/interpreter BASIC, \$30. For more information about the above products write to Lifeboat Associates, 164 W 83rd St, New York NY 10024.=

Circle 644 on inquiry card.

Business Software Package

A business software package has been announced by Aaron Associates, POB 1720A, Garden Grove CA 92640. The package includes a general ledger, accounts receivable, accounts payable and payroll package, inventory and manufacturing package, and a mailing list package.

Required equipment for this package includes a line printer (Okidata 22 preferred), terminal (Soroc IQ 120 preferred), dual North Star disk drive system with North Star BASIC and 32 K bytes of memory.

The package comes with ten named files, over 70 programs, a user's manual and workbook, and 200 pages of program listings. The price is \$177.=

Circle 645 on inquiry card.

BASIC Business Software for 6800 Computers

Three new software programs for 6800 systems using BASIC are now available from the Stephen Moe Company, POB 595, Springfield OR 97477. The software is designed to run on the SwTPC processor with Smoke Signal, SwTPC or PerCom disks or cassettes.

The inventory software provides a capacity of up to 1000 80-character items per disk. Contents are item search, daily activity report, minimum quantity search, list by item, list by class, list by vendor, access a different file, update a file, and create a new file.

The payroll software tabulates payroll records, prints paychecks, lists employee records, summarizes employer tax records, creates new files, opens a different file and assembles end of year or quarter records.

The billing program prints mailing labels, bills, overdue and aging notices, as well as providing reports for customer accounts receivable, sales and last purchase. It also has file handling capabilities.


All programs run in 16 K bytes. They are available on disk or cassette for \$200 each.∎

Circle 646 on inquiry card.

Free PET Computer Services

Two free PET services are available through the Microcomputer Resource Center Inc, 5150 Anton Dr, Room 212, Madison WI 53719. They include the PET Cassette Exchange, a program library whereby free exchange programs are available for the PET computer on cassette with no service charge. The Ultimate PET Resource Handbook is a continually updated listing of all hardware and software sources for the PET. For a free copy of this handbook send a self-addressed stamped envelope.=

Circle 647 on inquiry card.



Circle 47 on inquiry card.

Circle 377 on inquiry card.

QUEST Cosmac Super Elf Computer \$106.95

Compare features before you decide to buy any other computer. There is no other computer on the market today that has all the desirable benetits of the Super Eff for so little money. The Super Eff is a small single board computer that does many big things. It is an excellent computer for training and for learning programming with its machine language and yet il is easily expanded with additional memory. Tiny Basic, ASCII Kayboards, wide character generation, etc.

The Super Ell includes a ROM monitor for program loading, editing and execution with SINGLE STEP for program debugging which is not included in others at the same price. With SINGLE STEP you can see the microprocessor chip operating with the unique Quest address and data bus displays before, during and after executing instructions. Also, CPU mode and instruction cycle are shown on several LED indicator lamps.

An RCA 1861 video graphics chip allows you to connect to your own TV with an inexpensive video modulator to do graphics and games. There is a speaker system included for writing your own music or using many music programs already written. The speaker amplifier may also be used to drive relaxs for control purposes.

A 24 key HEX keyboard includes 16 HEX keys plus toad, reset, run, input, memory protect.

Super Expansion Board with Cassette Interface \$89.95

This is truly an astounding value! This board has been designed to allow you to decide how you want it optioned. The Super Expansion Board comes with 4K of low power RAM luity addressable anywhere in 64K with built-in memory protect and a cassette interface. Provisions have been made for all other options on the same board and it its neatly into the hardwood cabinet alongside the Super EII. The board includes slots for up to 6K of EPROM (2708, 2758, 2716 or TI 2716) and is fully socketed (\$12.00 value). EPROM can be used for the monitor and Tiny Basic or other purposes.

A tK Super ROM Monitor \$19.95 is available as an on board option in 2708 EPROM which has been preprogrammed with a program loader/ editor and error checking multi file cassette read/write software, (relocatible cassette file) another exclusive from Quest. It includes register save and readout, video graphics driver with blinking cursor and block move capability. The Super Monitor is written with subroutines allowing users to take advantage of monitor functions

memory select, monitor select and single step Large, on board displays provide output and optional high and low address. There is a 44 pin standard connector for PC cards and a 50 pin connector for the Quest Super Expansion Board. Power supply and sockets for all IC's are included in the price plus a detailed 90 page instruction manual.

Many schools and universities are using the Super Elf as a course of study. OEM's use it for training and research and development.

Remember, other computers only offer Super Elf features at additional cost or not at all. Compare before you buy. Super Ell Kit \$106.95, High address option \$8.95, Low address option \$9.95. Custom Hardwood Cabinet with drilled and labelled front panei \$24.95. NiCad Battery Backup Kit \$4.95. All kits and options also come completely assembled and tested

Quesidata, a 12 page monthly software publication for 1802 computer users is available by subscription for \$12.00 per year. Tiny Basic for ANY 1802 System

Cassette \$10.00. On ROM Monitor \$38.00. Super Elicowners, 30% off. Object code listing or paper tape with manuel \$5.50. Original ELF KII Board \$14.95.

simply by calling them up. Improvements and revisions are easily done with the monitor. If you have the Super Expansion Board and Super Monitor the monitor is up and running at the push

of a button. Other on board opbons include Parallel Input and Output Ports with full handshake. They allow easy connection of an ASCII keyboard to the input port. RS 232 and 20 ma Current Loop for teletype or other device are on board and if you need more memory there are two S-100 slots for static RAM or video boards A Godbout 8K RAM board is available for S127.95. Parallel I/O Ports \$9.85, RS 232 \$4,50, TTY 20 ma I/F \$1.95, S-100 \$4.50. A 50 pin connector set with ribbon cable is available at \$12.50 for easy connection between the Super Elf and the Super Expansion Board.

The Power Supply for the Super Expansion Board is a 5 amp supply with + 8v \pm 18v + 12v - 5v. Regulated voltages are \pm 5v & +12v S29.95, -12 volt optional. Deluxe version includes the case at \$39.95.

Digital Temperature Meter Kit Auto Clock Kit \$15.95 Indoor and outdoor. Switches back and forth. Beautiful. 50" LED readouts Nothing like it clock with 4-,50" displays. Uses National MA-1012 module with alarm option, includes available. Needs no additional parts for comlight dimmer, crystal timebase PC boards. Fully plete, full operation Will measure - 100° to + 200°F, tenths of a degree, air or liquid. regulated, comp. instructs Add \$3.95 for beautilul dark gray case Best value anywhere Very accurate. \$39.95 Beautiful woodgrain case w/bezel **RCA Cosmac VIP Kit** 229.00 \$11.75 in games and grad NiCad Battery Fixer/Charger Kit Opens shorted cells that won't hold a charge Not a Cheap Clock Kit \$14.95 and then charges them up, all in one kit within Includes everything except case. 2-PC boards 6-.50" LED Displays 5314 clock chip trans-\$7.25 parts and instructions. former, all components and full instructs Green and orange displays also avail. Same kil w/.80" **PROM Eraser** \$34,50 Ultraviolet. Assembles displays. Red only \$21.95 **Clock Calendar Kit** \$23.95 60 Hz Crystal Time Base Kit \$4.40 CT7015 direct drive chip displays date and time on .6" LEDS with AM-PM indicator Alarm/doze feature includes buzzer. Complete Converts digital clocks from AC line frequency to crystal time base. Outstanding accuracy. Kit includes PC board, IC, crystal, resistors, ca-pacitors and trimmer. with all parts, power supply and instructions less case

TERMS: \$5.00 min, order U.S. Funds. Calif residents add 6% tax. BankAmericard and Master Charge accepted. Shipping charges will be added on charge cards. Same day shipment. First line parts only. Factory tested. Guaranteed money back. Quality IC's and other components at factory prices.

INTEGRATED CIRCUITS		ELECTRONICS ELECTRONICS UNIT & Table as well treatment and		
Pagement Add 407-14 10 70000 17 LAMA 301 4.01 70000 17 LAMA 301 5.00 714140 10 LAMA 301 9.00 714140 20 LAMA 301 20 714140 20 LAMA 301 21 714141 10 LAMA 301	CD4515 2.45 CD4515 2.45 CD4515 1.10 CD4515 1.00 CD4515 1.00 CD4515 1.00 CD4515 1.00 CD4515 1.00 CD4515 1.00 CD4520 1.57 CD4520 1.57 CD4520 1.57 CD4521 1.00 CD4523 1.00 CD4524 1.57 CD4527 1.56 CD4528 1.57 CD4529 1.58 CD4529 1.57 CD4529 1.58 CD4529 1.58 CD4529 1.58 CD4529 1.58 CD4529 1.58 CD4529 1.58 CD4529 </td <td>8216 2.00 1.00 1.00 8216 2.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 <</td>	8216 2.00 1.00 1.00 8216 2.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 8217 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 9218 1.00 1.00 1.00 <		
LM3407-5 1,10 C04500 550 LM3407-8 1,10 C04507 100 LM3407-12 10 C04506 4 25 LM3407-15 110 C04510 1,02	6002 24.95 6080A with data 8.95 6086 27.00 280 29.95	5 284402 20 55000 25V 5.00 7 1/931 80 82200 15V 5.00 8 11/933A 1.00 160000 15V 6.00		
Sinclair 3½ Digit Multimeter Batt JAC oper. 1mV and 1NA resolution. Resis- tance to 20 meg. 1% accuracy. Small, portable, completely assem in case. 1 yr. guarantee. Best value ever! \$\$9.95 Video Modulator Kit \$8.95		Stopwatch Kit \$26.95 Full six digit battery operated. 2–5 volts. 3.2766 MHz crystal accuracy. Times to 59 min 59 sec., 99 1/100 sec. Times std., split and Taylor. 7205 chip, all components minus case. Full instructions.		
Convert your TV sel into a high qua without affecting normal usage. C with full instructions	lity monitor	D Connectors RS232 25 Pm Subminiatures DB25P 2.95 DE9P 1.50		
2.5 MHz Frequency Counter Kit Complete kit less case \$37.50 30 MHz Frequency Counter Kit		DB25S 3.95 DE9S 1.95 Cover 1.50 DA15P 2.10 RS232 Complete Set 6.50 DA15S 3.10		
Complete kit less case Prescaler kit to 350 MHz 1978 IC Update Master Manual ST 1978 IC Update Master Manual ST plete IC data selector, 2175 pg M ence guide Over 42,000 cross Free update service through 1978 postage \$3.50. Foreign \$5.00. 197 available late Jan. \$30.00.	\$47.75 \$19.95 Manual 9.50. Com- laster refer- references. Domestic 9 IC Update	S-100 Computer Boards 8K Static RAM Kit \$127.00 16K Static RAM Kit 265.00 24K Static RAM Kit 423.00 32K Dynamic RAM Kit 449.00 64K Dynamic RAM Kit 945.00 8K/16K Eprom Kit (less PROMS) \$89.00 Video Interface Kit \$139.00 Motherboard \$39. Extender Board \$8.99		
	FRE	E: Send for your copy of our 12000 1978 ST CATALOG, Include 28e stamp.		

P.O. Box 4430X Santa Clara, CA 95054 For will call only: (408) 988-1640

2322 Walsh Ave.

OUEST CATALOG. Include 28g stamp.

Unclassified Ads

FOR SALE: TVC video board from Digital Group, \$75. Heath 10-12 scope, \$45. Super CT-1024 with monitor, \$299. SwTPC PR-40 printer, \$1924 4 K memory boards for 6800, \$69. 8 K Seals memory for 6800, \$169. Smoke Signal disc for 6800, \$639. All prices firm. Will consider trades. Stuart Brown, 1116B Easton Av, Somerset NJ 08873, (201) 249-7972.

FOR SALE: Boris Chess Computer, complete with board, pieces and instruction manual. Decision time for moves from 5 seconds to 99 hours. Plays Black/White. Standard algebraic chess notation will display current position of pieces on request; with 2 minutes decision time, beats micro-1.5 in 17 to 30 moves. Cost \$300 new, will sell for \$200. Rick Racine, 445 S 72nd Kansas City KS 66111.

FOR SALE: Meca dual cassette and controller, digital systems dual 8 inch and controller, 2 each. 16 K TDL memory boards. Make offer. (714) 770-7789.

FOR SALE: New 32 K Dynamic Digital Group memory, factory assembled. Discovered that my new software requires static. \$675 (I pay postage). Frank Fitch, 2347 A Market Street, San Francisco CA 94114, (415) 543-6345 work or (415) 861-4881 home.

TRS-80 OWNERS: I am interested in surveying TRS-80 users. Write Prof Bill Parks, Chase-203, State University College, 1300 Elmwood Av, Butfalo NY 14222.

FOR SALE: Microprocessor computer program course and trainer computer, All built and in perfect condition, \$275 shipping included. N Swan, 4839 Beaune Rd, Ludington MI 49431.

FOR SALE: Altair 8800, with 16 slot mother board plus 16 edge connectors, cooling far modification, 2SIO-serial 10 with both ports, 88-PIO parallel IO board, 1 K static memory with 512 bytes of memory, 12 K static memory, 4 K programmable memory software board with 8080 assembler, text editor, system monitor, and all documentation. All assembled and tested \$1000, you pay shipping. Don Cheeseman, 8231 Creekline Dr, San Antonio TX 78251, (512) 681-4938.

FOR SALE: DIGI-LOG Telecomputer II portable terminal with 5 inch monitor and carrying case. ASCII code, built-in acoustic coupler. Suitable for timesharing computer applications. Will ship UPS, \$1200. Gene Witherup, RD #4, Bloomsburg PA 17815, (717) 784-5366.

FOR SALE: (in Canada) IMSAI 8080 with 22 slots, \$1000.32 K of TDL 250 ns memory, \$1100. ADM3 display, only \$1000. Teletype model 40 3001 per minute printer, \$2800. ICOM dual disk full size floppy, \$2400. Prefer to sell system complete with interface cards, cables, FDOS3 operating system, Assembler, BASIC (DEBBI), and editor, \$8500. Ron Cox, 2208 Victoria Av, Windsor Ontario, CANADA, N8X 1R1 (519) 969-9692.

NEW UNCLASSIFIED POLICY

Readers who have equipment, software or other items to buy, sell or swap should send in a clearly typed notice to that effect. To be considered for publication, an advertisement must be clearly noncommercial, typed double spaced on plain white paper, contain 75 words or less, and include complete name and address information.

include complete name and address information. These notices are free of charge and will be printed one time only on a space available basis. Notices can be accepted from individuals or bons fide computer users clubs only. We can engage in no correspondence on these and your confirmation of placement is appearance in an issue of BYTE.

Please note that it may take three or four months for an ad to appear in the magazine. WANTED: Manual for Instant Input Assembler-Version 1 (for 9900 Super Starter System by Technico). Will pay at least original cost. William T Wilson, 203 Oxford St, Portland MB 04111.

FOR SALE: Remex high-speed punched paper tape reader and spooler model RR-101 D/R. Requires a parallel Interface. Asking \$50 and you pay shipping. Charles 6 Wall, Rt #3, Clarksville TN 37040, (615) 552-2199.

FOR SALE OR TRADE: Technico Super Starter System, assembled end working. Uses TMS 9900 16 bit processor. Has 32 10 lines, serial port, 2K programmable memory, programmable read only memory monitor/assembler, erasable read only memory programmer, etc. Includes power supply, \$450. Also REMEX high-speed papertape reader, \$125. Trade for plotter or color monitor. Jim McCord, 330 Vereda Leyenda, Goleta CA 93017. 1050 968 4661.

FOR SALE: Szerlip "programmable memory setter," erasable read only memory programmer for S-100 bus computers. Programs 1702A, 2708 erasable read only memories – can also program 2716s. Assembled version, supplied with all cabling, documentation and software. Never used. Current list price \$375, first offer over \$200 accepted. Also, 16 INTEL 1702A erasable read only memories, \$3 each, lot of 16 only. Edwin J Kroeker, 46 Woodcliff Rd, Newton MA 02161, (617) 527-6369.

FOR SALE: For LSI-11, Heath H-11 owners. 4 K memory core – use as small disk, keep loader or BASIC resident in memory. Also 16 K dual width Intel memory. \$425 each, \$700 for both. Ed Judge (413) 584-7159 anytime.

FOR SALE: Cromemoo Z2-D Microcomputer, 21 slots, blue table cabinet, 48 K programmable memory, one minifloppy, Dynabyte naked terminal, all 4 MHz compatible, with all cables in running condition with 12 inch monitor, U/C ASCII bps, 16 K BASIC, CDOS, editor, etc, and games in BASIC, Vincent Pinto, Gate Hill Rd, Stony Point NY 10980, (914) 947-2740.

FOR SALE: Cromemce A-D Converter, \$180. Factory built, like new, A Bob, 148 W77, New York NY 10024.

FOR SALE: Complete Xitan system. Includes Z-processor; SMB 1; 32 K of programmable memory (two Z-16s); TDL video display board; TDL 12 K BASIC in read only memory and on cassette tape (relocatable); 16 K read only memory board; interface 1 board which provides I/O (standard EIA 25 pin connectors) for RS-232 and 20MA. All documentation and tapes necessary to operate system. Also Digital Group keyboard. Asking \$2400. Terry Young, 4 Aiken St, Derry NH 03038.

FOR SALE: New Slo-Syn Model MO91-FD-318 200 steps per revolution stepping motors. Operate on 5.9 VDC. In original cartons with literature and switching order. Intended for servo mechanisms but can be used for other things. \$20. D C Suits, 2619 Essex Rd, Ann Arbor MI 48104.

FOR SALE: TDL Xiten system: Z-80 Z-processor board, Z16 16 K memory, and SMB interface board; 8 K Godbout memory, all standard TDL software lincluding 12 K Super BASIC) on cassette. Runs perfectly, Original cost over \$1900, first certified check for \$1300 takes it. Also MERLIN S-100 graphics board with 1 K read only memory monitor and 320 X 200 resolution, \$300. Bert Katzung, 65 Knoll Rd, San Rafael CA 94901, (415) 456-5812.

FOR SALE: PERTEC iCOM FDOS-II dual drive/ single density floppy disk drive with Intel interface card. Almost new-paid \$3,300-will take best offer received one month after offer appears. Gary Miner, POB 1177, Santa Cruz CA 95061, (408) 429-1331.

WANTED: January 1976 BYTE. Will buy or trade. Have October, November, December 1976 for trade or \$1 each. Glenn Whitham, 9 Trinity PI, Wayland MA 01778.

FOR SALE: Heathkit H8 and H9, two cassatte recorders, fully assembled with 8 K of memory. Included in package ere Heath 8ASIC, assembler, editor, and debug menuals. Selling for \$1175, almost \$200 less that original unassembled kit price. Contact Jon Nareff, 366 Great Swamp Rd, Glastonbury CT (203) 633-2060.

FOR SALE: Challenger 2 processor with 8 K polled keyboard and 540 video board, \$650. Bruce Higer, 19 Woodland Dr, Sands Pt NY 11050, (516) 883-9543.

FOR SALE: For Selectric IO 731 series, 24/48 V power supply, data and power supply cables and plugs, plus full documentation and software on interface to S-100 bus. First \$50 takes it. Daniel Eisenberg, 1507 Sharon Rd, Tellahassee FL 32303, (904) 385-4148.

FOR SALE: Complete system. Altair 8800b with 48 K programmable memory, SOROC video terminal, two North Star disks, Diablo RO printer. All assembled and operating. Will sell all or part. Many extras. Send SSAE for details and prices. G Briggs, 6195 Deer Path, Manassas VA 22110.

FOR SALE: L/N, TI59, PC100A printer, 40 new program cards, master library read only memory, static read only memory, static packette, manuals. Reason for sale: data analysis for research project finished. First money order for \$320 gets all. A Brandwein, 745 Fifth Av, New York NY 10022, (212) P15-6081.

FOR SALE: Rockwell XPO-1 development system for PPS-4/1 microprocessors with optional assemblers, power supply and 1 K programmable memory. Never used. \$450. G Hyman, 22 Cross Hill Av, Yonkers NY 10703, (914) 476-2129.

FOR SALE: Two National Multiplex 3M3-A digital cassette recorders and 2S10R interface/monitor board. Storege capacity per 3M data cartridge of up to 2 M bytes. Search capability up to 50 k. Will sell for best price over \$350. B Wagman, POB 57091. Washington DC 20037.

FOR SALE: Heath H11 computer (LSI-11 based) with 16 KB programmable memory, serial ID board, parallel IO board, H10 paper tape reader/ punch, EIS/FIS extended instruction chip, documentation, software. 100 percent assembled and tested. \$1800 or best offer. Dave Morrill, 1260 NW 17 Av #4, Rochester MN 55901, (507) 282-0758 evenings.


FOR SALE: Complete set of BYTE magazines, volume 1, # 1 through volume 3, # 8 (August 1978). Excellent condition. Make offer. M A Richards, 1470 Hampton Glen Ct, Decatur GA 30033.

SCHOOL COMPUTER NEEDS HELP: In need of driver software, instructions or documentation for interfacing a Monroe cassette recorder with a Monroe 8080 for program storage. Also information on mark sense card hookup. I'm new to computing and need it for a school computer, Robert Geier, 4875 Countryside, Lyndhurst OH 44124.

FOR SALE: Heath H-9 video Terminal. Up and running, all documentation. \$425 and I pay shipping. Andy Thornburg, RR2, Thompson-ville IL 62890, (618) 627-2166.

FOR SALE: DEC PDP-8m, mint, with teletype interface, with 4 K core memory, \$1100. With B K core memory \$1800.8 K MOS board \$475. Most peripherals and software available, repairs and custom interfacing, systems consulting, trades. PORTACOM, briefcase, impact, ASCII terminals complete with modems. Reconditioned with manuals \$595. New cost is \$1500. New boxed ASR33, \$1100. Used, \$595. K2DCY, POB 632, W Caldwell, NJ 07006. (201) 226-9185 evenings.

1



Reader Service

To get further information on the products advertised in BYTE, fill out the reader service card with your name and address. Then circle the appropriate numbers for the advertisers you select from the list. Add a 15 cent stamp to the card, then drop it in the mail. Not only do you gain information, but our advertisers are encouraged to use the marketplace provided by BYTE. This helps us bring you a bigger BYTE.

279

268

269

Inquiry No.

Inquiry	NO.

2	Administrative	Systems	188	
---	----------------	---------	-----	--

Page No.

- Advanced Access Group 162 ۸ AJA Software 153 3
- Amecon (Div Litton Sys) 135
- 9 Accessed 137
- AP Products 53
- Atlas Electronics 160
- 22 ATV Research 185 Atwood Enterprises 213 26
- 30 **Beckian Enterprises 213**
- BITS inc 98, 99, 107, 147 35
- Bootstrap Enterprises 220
- 32 **Buss/Charles Floto 181**
- BYTE Books, 45, 46, 47, 48
- BYTE Subscribers 157
- BYTE WATS Line 155 C & K Components 34 38
- 39
- California Digital 205 45 Central Data 115
- 47 **Century Electronics 220**
- 63
- Computalker 143 Computer Enterprises 149, 187 70
- Computer Factory 35
- 74 Computer Interface Technology 163
- Computer Lab of NJ 155 72 Computer Mart of NH 163 76
- **Computer Plus 109**
- 71 **Computronics** 153
- The Computer Stop 163 73
- CT Micro Computer 70, 181, 187 77 **Contract Services Associates 157**
- 83 RO Cromemco 1, 2
- Cybernetic Micro Systems 187 91 Data Discount Center 136
- Datafacs System Inc 153 81
- DataSearch 157 93
- **Digital Pathways 144** 89
- Digital Research (CA) 125 95
- 100 Digital Research (TX) 223
- Digital Research & Eng 150 102
- Dynabyte 12, 13 110
- 117 Electro Analytic Systems 141
- 115 Electrolabs 204

Article No.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

224

- Inquiry No. Page No.
- Electronic Control Technology 148 120
- Electronic Systems 215 125 Electronics Warehouse 217 130
- EMM/CMP 169 132
- 138 ESCON 166
- 140 Forethought Products 138
- 150 **Godbout Electronics 83**
- 153 Graham Dorian Enterprises CIII
- H & K Components 143 156 157
- Hamilton Logic Systems 163 158
 - Henwood Enterprises 209 Hobby World 195
- 170 172 HUH Electronics 148
- 179 Integrand 145
- International Data Sciences 142 184 190 Ithaca Audio 219
 - Ithaca Audio 69
- 105 Jade Company 196, 197 JF Products 149
- 197 Jameco Electronics 210, 211 200
- Larks Electronics & Data 163
- Lifeboat Associates 159
- 211 Manchester Equipment 97
- 213 The Math Box 163
- 216 Measurement Systems & Controls 85 220 Meca 134
- Micro Computer World 209 217
- Micro Diversions 63 225
- 222 Micro Mail 189
- 221 Micro Mart 209
- 223 Micromation Inc 21 Micro Mike's 151 201
- 224 Micro Pro International 25
- 227 Micro Puzzles 185
- 229 Microsette Co 185
- 228 Microsoft 37, 171
- Micro Source 55 226
- 202 **Microtronics** 113
- 231 Micro Works 177
- Mikos 206 230

BOMB-

Sherertz: An Exposure to MUMPS

Niemiec: Life Algorithms

January 1979 © BYTE Publications Inc

Halsema: The Digicast System

Roberts: Polyphony Made Easy

Maurer: An Introduction to BNF

Frey-Atkin: Creating a Chess Player, Part 4

Hadley: GOTOlocks and the Three Sorts

Woodward: An Audible Logic Test Probe

Doyle: A Computerized Mailing List

- Morrow/Thinker Toys 31, 81 255
- 265 mpi 144
- Mullen Computer Boards 140

BYTE's Ongoing Monitor Box

ARTICLE

Ritter-Boney: A Microprocessor for the Revolution: The 6809

Douglas: Grandmaster Walter Browne versus Chess 4.6

Meinzer: IPS, An Unorthodox High Level Language

Forsythe: Elements of Statistical Computation

Reid-Green: History of Computers: The IBM 704

Ciarcia: Build a Computer Controlled Security System for Your Home

280 Netronics Research 161 281 New England Electronics 75, 123 New England Recruiter 185

Namco 185

283 Newman Computer Exchange 207

National Multiplex 119

North Ster Computer 7, 27 285

National Software Marketing Inc 141 NCC '79 167

Page No.

Inquiry No.

323

319

320

326

321

335

340

343

350

352

351

353

356

354

367

365

360

370

349

377

379

34**B**

346

347

378

362

374

382

381

383

384

386

393

394

395

400

401

A Chess Blitz in the October BOMB

The first three articles in the October BOMB were all chess related. The first prize

of \$100 goes to Dan and Kathe Spracklen for their article "First Steps in Computer

Chess Programming," page 86. The \$50

second prize goes to Peter W Frey and Larry

R Atkin for "Creating a Chess Player: An

Essay on Human and Computer Chess Skill,"

page 182. Placing third was "A Computer

Chess Tutorial," page 168, by Norman D Whaland, and "A Tiny Pascal Compiler,

Part 2," page 34, by Kin-Man Chung and

favorite articles in this month's BYTE may

use the BOMB card provided on the opposite

Readers who wish to cast votes for their

Herbert Yuen finished fourth.

Semionics 16B

SoftSide 155

SSM 49, 51

Software 80 79

Solid State Sales 199

Saroc Technology 17

Stirling Bekdorf 103 Structured Systems Group 65

Summeorephics 43

Sylvanhills Lab 209

Synchro Sound 93 Tano Corp 44

Tek Paripherals 185

Terminal Systems 220

3 S Sales Inc 73, 206

Tora Systems Ltd 185

Trans Data 153

TransNet Corp 150

US Brokers Inc 209

US Robotics 142

Verbatim Corp 52

Vista Computer 117

Vamo 71

Whales 88

Xitex 172

Xitex 173

Wintek 170

Touchstone Associates 145

Transition Enterprises 209

University Microfilms 216

Worldwide Electronics 163

XL Computer Products 166

*Correspond directly with Company

Tiny C 6

Sunny International 109

Shugart 5

Michael Shrayer Software 129

Southwest Technical Products Corp CII

Structured Systems Group 109

Tarbell Electronics 59 Technical Systems Consultants 77

Page No.

- 290 Ohio Scientific Instruments 8, 9, 19, CIV
- **Oliver Advanced Engineering 155** 293 289 On Line 209
- 291 Oregon Software 185
- 284 Organic Software 209
- Osborne & Associates 121 292
- **Owens Associates B2**
- 294 Pacific Digital 137
- Pacific Office Systems 198 296
- PAIA Electronics 140 297 288 PC Electronics 157
- 301 Per Com Data 22, 23
- 302 Personal Software 95
- Pet Shack Software House 163 303
- 307 Pickles & Trout 139
- Potter's Programs 163 308
- 306 Priority | 201, 202, 203
- 305 Processor Technology 10, 11
- **PRS 41** 309 311 Quest Electronics 221

Rank Peripherals 176

RNB Enterprises 105

SC Digital 139

Rochester Data Inc 209

Scelbi 29, 61 Scelbi BYTE Primer 72

Scientific Research 39

PAGE

14

56

74

84

90

100

104

110

116

126

146

174

182

186

190

page.

Real Time Intelligence 97

George Risk Industries Inc 151

Radio Shack Authorized Sales Ctr 185

Rothenberg Information System 164

Radio Shack 67

RCA 33

316 \$-100 136

304

313

322

314

317

318

310

328

312



Our programs will let you realize the full potential of your hardware.

We developed these programs because we needed them in our businesses, and, try as we might, could not purchase them. They're on-line now, working for us and others around the country.

As users ourselves we know the problems from your perspective — not just as a manufacturer of software. The bugs are out and they're ready now to go to work helping make your life easier, keeping you in better control of your business.

Our first four program packages are: • Apartment Management • Cash Register • Inventory • Payroll

Here's a typical program

To give you an idea of the thoroughness of these programs, here's a summary of what the inventory package does for you. Gives a detailed listing of items in inventory and itemizes all goods sold from inventory, including which sales person sold what, when it sold and for how much ... recaps on one sheet this same inventory activity information ... investigates and changes any information in inventory, on request ... prints list of items to be re-ordered ... provides profit analysis comparing sales personnel and/or various products. And it can be inter-connected with our cash register package as well, for total program management.

Each of our initial programs is conceived, proven and offered with this same exacting thoroughness and attention to detail.

We stay with you after the sale

We're in this for the long haul and our support program is dedicated to that objective. Registered program owners receive:

Master Charge and Visa cards accepted

 Periodic newsletters which include users' ideas and information exchange, plus tips to owners on further increasing benefits of the package through updated operational flexibility.

Availability of software technicians to provide immediate answers to questions, via phone or mail.

• Customer rewrites and adaptations available on request, at added cost.

CBASIC-2 free

It takes the world's most powerful commercial basic to run our programs and we deliver it to you free.

Each of our program packages contains a disk with CBASIC-2 Compiler, CBASIC-2 Run Command and your Graham-Dorian software programs in INT and BAS file form. You also receive User's Manuals and Hard Copy Source Listing. At a price which pays for itself!

CBASIC-2 was developed and written by Software Systems, the people who wrote CBASIC, and includes many powerful enhancements.* All systems are compatible with any Z-80 or 8080 CP/M^{GB} system. They are deliverable in standard eight-inch disk — either double or single density — or minifloppy disk.

Give us a call or fill out the Reader Service Card in this issue. We promise a response within 24 hours of receipt.

That's the kind of information service we expect, and know you do too.

CBASIC-2 may be purchased separately from Graham-Dorian Software Systems for \$89.95.

Graham-Dorian Software Systems A Division of Graham-Dorian Enterprises 211 N. Broadway / Wichita, Ks. 67202 / (316) 265-8633

Circle 153 on inquiry card.

Considering a Microcomputer?

Be Sure to Check Out the Product Offerings of the World's Largest Full Line Microcomputer Company.

All Ohio Scientific machines come with microcomputing's fastest full feature BASIC-in-ROM or on-Disk for instant use.

Challenger I Series

Phone

leadure basic-in-now of on-bisk for instant use.			
Challenger I Series	Minimum Configuration	Base Price	
Economical computer systems that talk in BASIC. Ideal for hobbyists, students, education and the home. Superboard II — World's first complete system on a board	4K BAM	\$ 279	
including keyboard, video display, audio cassette, BASIC-in-ROM and up to 8K RAM		Ψ LIO	
Challenger IP — Fully packaged Superboard II with power supply	4K RAM	\$ 349	
Challenger IP Disk — Complete mini-floppy system expandable to 32K RAM	16K RAM	\$1190	
Challenger IIP Series			
Ultra high performance BUS oriented microcomputers for personal, educational, research and small business use.			
C2-4P — The professional portable 🔭	4K RAM	\$ 598	
C2-8P — The world's most expandable personal machine for business or research applications	4K RAM	\$ 799	
C2-4P Disk — The ultimate portable	16K RAM	\$1464	
C2-8P Single Disk — Ideal for education, advanced personal users, etc.	16K RAM	\$1738	
C2-8P Dual Disk — Most cost effective small business system	32K RAM	\$2597	
Challenger II Serial Interface Series			
Same great features as Challenger IIP Series for those who have serial terminals: small business, education, industry.			
C2-0—Great starter for users with a terminal	4K RAM	\$ 298	
C2-1 — Great timeshare user accessory; cuts costs by running simple BASIC programs locally	4K RAM	\$ 498	
C2-8S — Highly expandable serial machine, can add disks, etc.	4K RAM	\$ 545	
Challenger III The Ultimate in Small Compu	ters		
The unique three processor system for demanding business, education, research and industrial development applications.			
C3-S1 — World's most popular 8" floppy based microcomputer	32K RAM dual floppys	\$3590	
	32K RAM dual floppys	\$3590	
C3-A — Rack mounted multi-user business system directly expandabe to C3-B	48K RAM dual floppys	\$5090	
C3-B — 74 million byte Winchester disk based system.	48K RAM dual floppys	\$11,090	
OHIO SCIENTIFIC also offers you the broadest line of expansion accessories and the largest selection of affordable software! Compare the closest Ohio Scientific Model to any other unit you are con- sidering. Compare the performance, real expansion ability, software and price, and you will see why we have become the world's largest full line microcomputer company.			
I'm interested in OSI Computers. Send me information on Personal Computers Small Business Computers Educational Systems Industrial Develop I'm enclosing \$1.00 for your 64-page small computer but Online residents add 4% tax.	omputers ment Syster		
Name 01110 Sf	ALENTI	FIR	
Address 1333 S. Ch	illicothe Re	oad	
City Aurora,	Ohio 44202		
StateZip (216)	562-3101	I	



Dustmess cher

The G3-B was designed by Onus But w counting at the state of art in cannot

1